Download as pdf or txt
Download as pdf or txt
You are on page 1of 61

5

SYSTEM DC/DC

Project code: 91.4CG01.001


PCB P/N
: 48.4CG01.0SA
REVISION
: 08245-SA

JV50 Block Diagram

42

ISL62392
INPUTS

OUTPUTS
5V_S5(6A)
3D3V_S5(7A)

DCBATOUT
5V_AUX_S5
3D3V_AUX_S5

SMSC

Mobile CPU

CLK GEN.

SYSTEM DC/DC

EMC2102

Penryn

ICS9LPRS365B

PCB STACKUP
34

TOP

L1

TPS51124

GND

L2

INPUTS

L3

3
4, 5

HOST BUS

DDR3

667/800/1066MHz@1.05V

VRAM
64MbX16X4 512M

Cantiga

800/1066 16,17
MHz

PCIex16

AGTL+ CPU I/F

VGA

BOTTOM

L6

1D05V_S0(9A)
1D5V_S3(12A)

RT9026

44
DDR_VREF_S3
(1.2A)

1D5V_S3

RT9018

44

1D5V_S3

1D1V_S0(2A)

18
TPS51117

CRT

6,7,8,9,10,11

19

C-Link0

RTS5159

45

DCBATOUT

FBVDD(4A)

CHARGER

MS/MS Pro/xD
/MMC/SD

CardBus

USB

ISL88731A

31

47

INPUTS

OUTPUTS

DCBATOUT

BT+

ICH9M
6 PCIe ports

LINE IN

LAN

PCI/PCI BRIDGE

TXFM

Giga LAN

ACPI 2.0

29

BCM5764

4 SATA

CPU DC/DC

RJ45

26

25

ISL6266A

26

12 USB 2.0/1.1 ports

Codec

18

High Definition Audio

AZALIA

LPC I/F

New Card

Serial Peripheral I/F

ALC888S

32

Matrix Storage Technology(DO)

27

Active Managemnet Technology(DO)

MIC In

12,13,14,15

INT.SPKR

PWR SW
TPS2231 32

VCC_CORE
38A

LPC BUS
LINE OUT
USB

SATA

MODEM
MDC Card
30

OUTPUTS

DCBATOUT

VGA_CORE
13A

ISL6263A

30

29

47

INPUTS

GFXCORE

MAX9789A

RJ11

DCBATOUT

VGA_CORE

Mini 2 Card
33
3G card

OP AMP

29

OUTPUTS

RT8202A

Mini 1 Card
Wire LAN 33

PCIe

29

1.5W

41

INPUTS

ETHERNET (10/100/1000MbE)

Int MIC

DCBATOUT

LCD

LVDS, CRT I/F

X4 DMI
400MHz

L5

20
52~57

INTEGRATED GRAHPICS

800/1066 16,17
MHz

L4

HDMI

N10M-GE-1

DDR Memory I/F

DDR3

S
GND

43
OUTPUTS

Mini USB
Blue Tooth

HDD SATA
21

23

SPI BIOS

KBC

(2MB)
36

Winbond

Camera

WPCE773
35

SATA

Finger
Printer

ODD SATA
22

37

USB
4 Port

24

Touch
Pad 37

46

INPUTS

OUTPUTS

DCBATOUT

VCC_GFXCORE
(7A)

LPC

DEBUG
CONN.36

MEDIA
KEY
38

INT.
KB 35

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

BLOCK DIAGRAM
Size
A2
Date:
5

Document Number

Rev

SB

JV50
Sheet

Thursday, January 08, 2009


1

of

60

ICH9M Functional Strap Definitions


ICH9 EDS 642879 Rev.1.5
Signal

Usage/When Sampled

HDA_SDOUT

XOR Chain Entrance/


PCIE Port Config1 bit1,
Rising Edge of PWROK

page 92

Comment

ICH9 EDS 642879

Allows entrance to XOR Chain testing when TP3


pulled low.When TP3 not pulled low at rising edge
of PWROK,sets bit1 of RPC.PC(Config Registers:
offset 224h). This signal has weak internal pull-down

CL_CLK[1:0]

PULL-UP 20K

CL_DATA[1:0]

PULL-UP 20K

CL_RST0#

PULL-UP 20K

DPRSLPVR/GPIO16

PULL-DOWN 20K

ENERGY_DETECT

PULL-UP 20K

HDA_BIT_CLK

PULL-DOWN 20K

HDA_DOCK_EN#/GPIO33

PULL-UP 20K

HDA_RST#

PULL-DOWN 20K

HDA_SDIN[3:0]

PULL-DOWN 20K

HDA_SDOUT

PULL-DOWN 20K

HDA_SYNC

PCIE config1 bit0,


Rising Edge of PWROK.

This signal has a weak internal pull-down.


Sets bit0 of RPC.PC(Config Registers:Offset 224h)

GNT2#/
GPIO53

PCIE config2 bit2,


Rising Edge of PWROK.

This signal has a weak internal pull-up.


Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
This signal should not be pulled high.

GPIO20

Reserved

GNT1#/
GPIO51

ESI Strap (Server Only)


Rising Edge of PWROK

ESI compatible mode is for server platforms only.


This signal should not be pulled low for desttop
and mobile.

GNT3#/
GPIO55

Top-Block
Swap Override.
Rising Edge of PWROK.

Sampled low:Top-Block Swap mode(inverts A16 for


all cycles targeting FWH BIOS space).
Note: Software will not be able to clear the
Top-Swap bit until the system is rebooted
without GNT3# being pulled down.

Boot BIOS Destination


Selection 0:1.
Rising Edge of PWROK.
Integrated TPM Enable,
Rising Edge of CLPWROK

Controllable via Boot BIOS Destination bit


(Config Registers:Offset 3410h:bit 11:10).
GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
Sample low: the Integrated TPM will be disabled.
Sample high: the MCH TPM enable strap is sampled
low and the TPM Disable bit is clear, the
Integrated TPM will be enable.

GNT0#:
SPI_CS1#/
GPIO58
SPI_MOSI

3
GPIO49

SATALED#
SPKR

TP3

GPIO33/
HDA_DOCK
_EN#

ICH9M Integrated Pull-up


and Pull-down Resistors

DMI Termination Voltage, The signal is required to be low for desktop


Rising Edge of PWROK.
applications and required to be high for
mobile applications.

SIGNAL

Montevina Platform Design guide 22339


page 218

Rev.1.5
Pin Name

Resistor Type/Value

HDA_SYNC
GLAN_DOCK#

E
CantigaDchipset and ICH9M I/O controller
Hub strapping configuration
CFG[2:0]

CFG[4:3]
CFG8
CFG[15:14]
CFG[18:17]

Strap Description

000 = FSB1067
011 = FSB667
010 = FSB800
others = Reserved

FSB Frequency
Select

PULL-UP 20K

GPIO[20]

PULL-DOWN 20K

GPIO[49]

PULL-UP 20K

LDA[3:0]#/FHW[3:0]#

PULL-UP 20K

LAN_RXD[2:0]

PULL-UP 20K

LDRQ[0]

PULL-UP 20K

LDRQ[1]/GPIO23

PULL-UP 20K

PME#

PULL-UP 20K

PCI Express Lane


Reversal. Rising Edge
of PWROK.
No Reboot.
Rising Edge of PWROK.

Signal has weak internal pull-up. Sets bit 27


of MPC.LR(Device 28:Function 0:Offset D8)

PWRBTN#

PULL-UP 20K

SATALED#

PULL-UP 15K

If sampled high, the system is strapped to the


"No Reboot" mode(ICH9 will disable the TCO Timer
system reboot feature). The status is readable
via the NO REBOOT bit.

SPI_CS1#/GPIO58/CLGPIO6

PULL-UP 20K

SPI_MOSI

PULL-DOWN 20K

SPI_MISO

PULL-UP 20K

XOR Chain Entrance.


Rising Edge of PWROK.

This signal should not be pull low unless using


XOR Chain testing.

SPKR

PULL-DOWN 20K

TACH_[3:0]

PULL-UP 20K

Flash Descriptor
Security Override Strap
Rising Edge of PWROK

Sampled low:the Flash Descriptor Security will be


overridden. If high,the security measures will be
in effect.This should only be enabled in manufacturing
environments using an external pull-up resister.

TP[3]

PULL-UP 20K

USB[11:0][P,N]

PULL-DOWN 15K

Reserved

CFG5

DMI x2 Select

CFG6

iTPM Host
Interface

0 = DMI x2
1 = DMI x4 (Default)
0= The iTPM Host Interface is enabled(Note2)
1=The iTPM Host Interface is disalbed(default)
0 = Transport Layer Security (TLS) cipher
suite with no confidentiality
1 = TLS cipher suite with
confidentiality (default)

CFG7

Intel Management
engine Crypto strap

CFG9

PCIE Graphics Lane

0 = Reverse Lanes,15->0,14->1 ect..


1= Normal operation(Default):Lane
Numbered in order

CFG10

PCIE Loopback enable

0 = Enable (Note 3)
1= Disabled (default)

PULL-DOWN 20K
The pull-up or pull-down active when configured for native
GLAN_DOCK# functionality and determined by LAN controller

GNT[3:0]#/GPIO[55,53,51]

0.5

Configuration

CFG[13:12]

CFG16

CFG19

00 = Reserve
10 = XOR mode Enabled
01 = ALLZ mode Enabled (Note 3)
11 = Disabled (default)

XOR/ALL

FSB Dynamic ODT

0 = Dynamic ODT Disabled


1 = Dynamic ODT Enabled (Default)

DMI Lane Reversal

0 = Normal operation(Default):
Lane Numbered in Order

1 = Reverse Lanes
DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3)
DMI x2 mode[MCH -> ICH]:(3->0,2->1)

CFG20

Digital Display Port


(SDVO/DP/iHDMI)
Concurrent with PCIe

0 = Only Digital Display Port


or PCIE is operational (Default)
1 =Digital display Port and PCIe are
operting simulataneously via the PEG port
0 =No SDVO Card Present (Default)

SDVO_CTRLDATA

SDVO Present
1 = SDVO Card Present
0 = LFP Disabled (Default)

L_DDC_DATA

Local Flat Panel


(LFP) Present

1= LFP Card Present; PCIE disabled

NOTE:
1. All strap signals are sampled with respect to the leading edge of
the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the
Flash-decriptor section of the Firmware. This 'Soft-Strap' is
activated only after enabling iTPM via CFG6.
Only one of the CFG10/CFG/12/CFG13 straps can be enabled at any time.

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

Reference
Size
A3
Date:

Document Number

Rev

SB

JV50
Thursday, January 08, 2009

Sheet

of

60

3D3V_S0
1D05V_S0

SB 1202

SB 1202

SB 1202

SB 1202
1

C418

DY
2

1
2

1
2

1
2

1
2

1
2

1
2

C454

SCD1U16V2ZY-2GP

C448

SCD1U16V2ZY-2GP

SB 1202

3D3V_S0

C445

SCD1U16V2ZY-2GP

C419

DY

SCD1U16V2ZY-2GP

C430

DY

SCD1U16V2ZY-2GP

C416

SC4D7U6D3V3KX-GP

C436

SCD1U16V2ZY-2GP

C444

SCD1U16V2ZY-2GP

C435

SCD1U16V2ZY-2GP

C417

DY

SCD1U16V2ZY-2GP

C450

DY

SC4D7U6D3V3KX-GP

C455

DY

SCD1U16V2ZY-2GP

C457
SC1U16V3ZY-GP

SC4D7U6D3V3KX-GP

C456

3D3V_VDD48_S0
SCD1U16V2ZY-2GP

1 R554
2
0R0603-PAD

3D3V_S0

SB 1202

1D05V_S0

3D3V_VDD48_S0

X5
X-14D31818M-35GP

82.30005.891
1
2
C452
SC33P50V2JN-3GP

UMA
4,7
31

PCLKCLK2
CPU_SEL2_R
PCLKCLK5

3D3V_S0

SRN10KJ-6-GP
RN46
1
2
3
4

13
13

CLK_ICH14
CLK48_ICH
35 PCLK_KBC
13 PCLK_ICH

C451
2

8 CPU_SEL2_R
7 CLK48
6 PCLKCLK4
5 PCLKCLK5

DY

7
6

36,51 PCLK_FWH

63

13 CLK_PWRGD

10KR2J-3-GP 2R249

DY

8
10
11
12
13
14

-1

PCLK_ICH
PCLK_KBC

SRCT10
SRCC10

SCLK
SDATA

SRCT11/CR#_H
SRCC11/CR#_G

CK_PWRGD/PD#

SRCT9
SRCC9
PCI0/CR#_A
PCI1/CR#_B
PCI2/TME
PCI3
PCI4/27_SELECT
PCI_F5/ITP_EN

SRCT4
SRCC4
SRCT3/CR#_C
SRCC3/CR#_D
SRCT2/SATAT
SRCC2/SATAC

2
SC33P50V2JN-3GP

4,7

CPU_SEL1

CPU_SEL2_R

64
5

SC33P50V2JN-3GP
2

55
SC33P50V2JN-3GP

FSLB/TEST_MODE
REF0/FSLC/TEST_SEL
27MHZ_NONSS/SRCT1/SE1
27MHZ_SS/SRCC1/SE2

NC#55

2
SC33P50V2JN-3GP
2
SC33P50V2JN-3GP

18
15
1

CLK48_ICH

1
EC25
1
EC24
1
EC23
1
EC39
1
EC48

SRCT6
SRCC6

GND48
GNDPCI
GNDREF

PCLK_FWH

PCI_STOP#
CPU_STOP#

PCLKCLK0
PCLKCLK1
R255 2
1 33R2J-2-GP PCLKCLK2
1PCLKCLK3
TPAD14-GP TP158
PCLKCLK4
-1
PCLKCLK5

SC47P50V2JN-3GP

SRN33J-7-GP

CLK_ICH14

SRCT7/CR#_F
SRCC7/CR#_E

modify by RF
15,16,17 SMBC_ICH
15,16,17 SMBD_ICH

61
60

CLK_CPU_BCLK 4
CLK_CPU_BCLK# 4

CPU

58
57

CLK_MCH_BCLK 6
CLK_MCH_BCLK# 6

NB

54
53

CLK_PCIE_ICH 13
CLK_PCIE_ICH# 13

SB DMI

51
50

CLK_PCIE_NEW 32
CLK_PCIE_NEW# 32

NEWCARD

48
47

CLK_PCIE_PEG 52
CLK_PCIE_PEG# 52

GPU

41
42

CLK_PCIE_LAN 25
CLK_PCIE_LAN# 25

LAN

37
38

CLK_PCIE_MINI1 33
CLK_PCIE_MINI1# 33

WLAN

34
35

CLK_MCH_3GPLL 7
CLK_MCH_3GPLL# 7

NB CLK

31
32

CLK_PCIE_MINI2 33
CLK_PCIE_MINI2# 33

3G

USB_48MHZ/FSLA

GND

4
3
2
1

CPUT2_ITP/SRCT8
CPUC2_ITP/SRCC8

65

5
6
7
8

CPU_SEL2

45
44

13 PM_STPPCI#
13 PM_STPCPU#

RN48

17

CPUT1_F
CPUC1_F

GND
GNDSRC
GNDSRC
GNDSRC
GNDCPU
GND

4,7

1 2K2R2J-2-GP CLK48
1 33R2J-2-GP

R2512
R253 2

CPUT0
CPUC0

X1
X2

22
30
36
49
59
26

CPU_SEL0
CLK48_5158E

3
2

GEN_XTAL_IN

VDD96_IO
VDDPLL3_IO
VDDSRC_IO
VDDSRC_IO
VDDSRC_IO
VDDCPU_IO

GEN_XTAL_OUT

PCLKCLK4
R254
10KR2J-3-GP

3D3V_S0

U24

VDDREF
VDD48
VDDPCI
VDDSRC
VDDCPU
VDDPLL3

C453
SC33P50V2JN-3GP
1
2

DIS

4
16
9
46
62
23

CL=20pF0.2pF
SB 1202

R260
10KR2J-3-GP

19
27
43
52
33
56

3D3V_S0

SRCT0/DOTT_96
SRCC0/DOTC_96

40
39

28
29

CLK_PCIE_SATA 12
CLK_PCIE_SATA# 12

SB SATA

4
3

1 RN42
2 SRN33J-5-GP-U

VGA_XIN1 52
OSC_SPREAD

GPU

DREFCLK_1
DREFCLK_1#

4
3

1 RN44
2 SRN0J-6-GP

DREFCLK 7
DREFCLK# 7

3D3V_S0

1
2

4 RN76
3 SRN0J-6-GP

DREFSSCLK 7
DREFSSCLK# 7

24
25

DREFSSCLK_1
DREFSSCLK_1#

20
21

DIS

-1

UMA

ICS9LPRS365BKLFT-GP-U

71.09365.A03

UMA

4
3
2
1

EMI capacitor for Antenna team suggestion

-1

RN47
SRN10KJ-6-GP

RN45
13
7
25
33

Byte 5, bit 7
0 = PCI0 enabled (default)
1= CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair
Byte 5, bit 6
0 = CR#_A controls SRC0 pair (default),
1= CR#_A controls SRC2 pair

PCI0/CR#_A

PCI1/CR#_B

Byte 5, bit 5
0 = PCI1 enabled (default)
1= CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair
Byte 5, bit 4
0 = CR#_B controls SRC1 pair (default)
1= CR#_B controls SRC4 pair

PCI2/TME

0 = Overclocking of CPU and SRC Allowed


1 = Overclocking of CPU and SRC NOT allowed

PCI3
PCI4/27M_SEL

0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96#


1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#

PCI_F5/ITP_EN

0 =SRC8/SRC8#
1 = ITP/ITP#

SRCT3/CR#_C

Byte 5, bit 3
0 = SRC3 enabled (default)
1= CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair
Byte 5, bit 2
0 = CR#_C controls SRC0 pair (default),
1= CR#_C controls SRC2 pair

SATACLKREQ#
CLK_MCH_OE#
LAN_CLKREQ#
WLAN_CLKREQ#

1
2
3
4

8
7
6
5

PCLKCLK0
PCLKCLK1
CR#_H
CR#_G

NB

VGA_XIN1
1
EC68 DY
OSC_SPREAD 1
EC69 DY

NB
2

2
SC33P50V2JN-3GP
2
SC33P50V2JN-3GP

SEL2 SEL1 SEL0


FSC FSB FSA

DY

CPU

FSB

100M
133M
166M
200M
266M

X
533M
667M
800M
1067M

SRN470J-3-GP

PIN NAME

DESCRIPTION

SRCC3/CR#_D

Byte 5, bit 1
0 = SRC3 enabled (default)
1= CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair
Byte 5, bit 0
0 = CR#_D controls SRC1 pair (default)
1= CR#_D controls SRC4 pair

SRCC7/CR#_E

Byte 6, bit 7
0 = SRC7# enabled (default)
1= CR#_F controls SRC6

SRCT7/CR#_F

Byte 6, bit 6
0 = SRC7 enabled (default)
1= CR#_F controls SRC8

SRCC11/CR#_G

Byte 6, bit 5
0 = SRC11# enabled (default)
1= CR#_G controls SRC9

SRCT11/CR#_H

Byte 6, bit 4
0 = SRC11 enabled (default)
1= CR#_H controls SRC10

1
0
0
0
0

0
0
1
1
0

1
1
1
0
0

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

Clock Generator
Size

Document Number

Rev

JV50
Date:

52

5
6
7
8

DY

ICS9LPRS365YGLFT setting table


PIN NAME
DESCRIPTION

CR#_H
CR#_G

Thursday, January 08, 2009

SB
Sheet
E

of

60

H_A#[35..3]

H_A#[35..3]

H_DINV#[3..0]

M4
N5
T2
V3
B2
C3
D2
D22
D3
F6

TPAD14-GP TP97

RSVD_CPU_11

B1

1
H_HIT#
H_HITM#

6
6

XDP_BPM#0
1
XDP_BPM#1
1
XDP_BPM#2
1
XDP_BPM#3
1
XDP_BPM#4
1
XDP_BPM#5
1
XDP_TCK
1
XDP_TDI
1
XDP_TDO
1
XDP_TMS
1
XDP_TRST#
1
XDP_DBRESET#1

TP28
TP27
TP26
TP32
TP29
TP30
TP34
TP50
TP31
TP49
TP33
TP88

CPU1B

PROCHOT#
THRMDA
THRMDC

STPCLK#
LINT0
LINT1
SMI#

THERMTRIP#

HCLK

BCLK0
BCLK1

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15

H_THERMDA

TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP

H_THERMDC

C116
SC2200P50V2KX-2GP

DY

1D05V_S0

Close to NB
R89
68R2-GP

CPU_PROCHOT#_1

D21
A24
B25

6 H_DSTBN#0
6 H_DSTBP#0
6 H_DINV#0

1 R97
2DY
0R2J-2-GP
C90
1

CPU_PROCHOT#_R

PM_THRMTRIP-A# 7,12,39

A22
A21

CLK_CPU_BCLK 3
CLK_CPU_BCLK# 3

41

H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31

SC47P50V2JN-3GP
2

modify by RF

DY

H_THERMDA 34
H_THERMDC 34

C7

PM_THRMTRIP#
ICH9 and MCH
PH @ page48

should connect to
without T-ing

1D05V_S0

Layout Note:
"CPU_GTLREF0"
0.5" max length.

6
6
6

1KR2F-3-GP
R312

R309
2KR2F-3-GP

KEY_NC
BGA479-SKT6-GPU7

62.10079.001
2nd = 62.10053.401

H_DSTBN#1
H_DSTBP#1
H_DINV#1

CPU_GTLREF0

DY

C526TPAD14-GP TP87
TPAD14-GP TP25
TPAD14-GP TP180
3,7
3,7
3,7

E22
F24
E26
G22
F23
G25
E25
E23
K24
G24
J24
J23
H22
F26
K22
H23
J26
H26
H25

2 OF 4

N22
K25
P26
R23
L23
M24
L22
M23
P25
P23
P22
T24
R24
L25
T25
N25
L26
M26
N24

AD26
TEST1
C23
TEST2
D25
1RSVD_CPU_12 C24
TEST4
AF26
1RSVD_CPU_13 AF1
1RSVD_CPU_14 A26
B22
B23
C21

CPU_SEL0
CPU_SEL1
CPU_SEL2

D0#
D1#
D2#
D3#
D4#
D5#
D6#
D7#
D8#
D9#
D10#
D11#
D12#
D13#
D14#
D15#
DSTBN0#
DSTBP0#
DINV0#
D16#
D17#
D18#
D19#
D20#
D21#
D22#
D23#
D24#
D25#
D26#
D27#
D28#
D29#
D30#
D31#
DSTBN1#
DSTBP1#
DINV1#
GTLREF
TEST1
TEST2
TEST3
TEST4
TEST5
TEST6

MISC

BSEL0
BSEL1
BSEL2

D32#
D33#
D34#
D35#
D36#
D37#
D38#
D39#
D40#
D41#
D42#
D43#
D44#
D45#
D46#
D47#
DSTBN2#
DSTBP2#
DINV2#
D48#
D49#
D50#
D51#
D52#
D53#
D54#
D55#
D56#
D57#
D58#
D59#
D60#
D61#
D62#
D63#
DSTBN3#
DSTBP3#
DINV3#
COMP0
COMP1
COMP2
COMP3
DPRSTP#
DPSLP#
DPWR#
PWRGOOD
SLP#
PSI#

Y22
AB24
V24
V26
V23
T22
U25
U23
Y25
W22
Y23
W24
W25
AA23
AA24
AB25
Y26
AA26
U22

H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47

AE24
AD24
AA21
AB22
AB21
AC26
AD20
AE22
AF23
AC25
AE21
AD21
AC22
AD23
AF22
AC23
AE25
AF24
AC20

H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

R26
U26
AA1
Y1
E5
B5
D24
D6
D7
AE6

H_DSTBN#2 6
H_DSTBP#2 6
H_DINV#2 6

H_DSTBN#3 6
H_DSTBP#3 6
H_DINV#3 6
COMP0
COMP1
COMP2
COMP3

R71 1
R67 1
R57 1
R60 1

27D4R2F-L1-GP
54D9R2F-L1-GP
27D4R2F-L1-GP
54D9R2F-L1-GP

2
2
2
2

H_PWRGD 12,39,51
H_CPUSLP# 6
H_PSI#
41

1D05V_S0

R54

2 54D9R2F-L1-GP

XDP_TDI

R55

2 54D9R2F-L1-GP

XDP_BPM#5

R46

XDP_TDO

R47

R113 1

TEST1
1KR2J-1-GP

1 DY
2 TEST2
R114
1KR2J-1-GP
C525
2DY

TEST4
1
SCD1U10V2KX-4GP

Net "TEST4" as short as possible,


make sure "TEST4" routing is
reference to GND and away other
noisy signals

2 54D9R2F-L1-GP
2 54D9R2F-L1-GP

DY

2 51R2F-2-GP

DY

3D3V_S0

XDP_DBRESET#

1 DY
R119

Layout Note:
Comp0, 2 connect with Zo=27.4 ohm, make
trace length shorter than 0.5" .
Comp1, 3 connect with Zo=55 ohm, make
trace length shorter than 0.5" .

SC100P50V2JN-3GP
2

C102

DY

XDP_TMS

H_DPRSTP# 7,12,41
H_DPSLP# 12
H_DPWR# 6

BGA479-SKT6-GPU7

H_CPURST#

modify by RF

DATA GRP2

H_D#[63..0]

DY

DATA GRP3

H_TRDY#

G6
E4
AD4
AD3
AD1
AC4
AC2
AC1
AC5
AA6
AB3
AB5
AB6
C20

H_LOCK# 6
H_CPURST# 6,51
H_RS#[2..0]

H_RS#0
H_RS#1
H_RS#2

H_DSTBP#[3..0]

SC47P50V2JN-3GP

C1
F3
F4
G3
G2

C104
1

12

THERMAL

A20M#
FERR#
IGNNE#

RSVD#M4
RSVD#N5
RSVD#T2
RSVD#V3
RSVD#B2
RSVD#C3
RSVD#D2
RSVD#D22
RSVD#D3
RSVD#F6

H_INIT#

H4

D5
C6
B4
A3

H_BREQ#0 6
H_IERR#

D20
B3

H_DSTBN#[3..0]

R88
56R2J-4-GP

1 1

H_STPCLK#
H_INTR
H_NMI
H_SMI#

BPM0#
BPM1#
BPM2#
BPM3#
PRDY#
PREQ#
TCK
TDI
TDO
TMS
TRST#
DBR#

F1

H_D#[63..0]

Place testpoint on
H_IERR# with a GND
0.1" away

12
12
12
12

H_DSTBP#[3..0]

SC1KP50V2KX-1GP
2
1

A6
A5
C4

H_DEFER# 6
H_DRDY# 6
H_DBSY# 6

H_DINV#[3..0]

H_DSTBN#[3..0]
1D05V_S0

H_A20M#
H_FERR#
H_IGNNE#

HIT#
HITM#

A17#
A18#
A19#
A20#
A21#
A22#
A23#
A24#
A25#
A26#
A27#
A28#
A29#
A30#
A31#
A32#
A33#
A34#
A35#
ADSTB1#

H5
F21
E1

6
6
6

DATA GRP1

H_ADSTB#1

12
12
12

BR0#
IERR#
INIT#
LOCK#

ICH

Y2
U5
R3
W6
U4
Y5
U1
R4
T5
T3
W2
W5
Y4
U2
V4
W3
AA4
AB2
AA3
V1

DEFER#
DRDY#
DBSY#

RESET#
RS0#
RS1#
RS2#
TRDY#

REQ0#
REQ1#
REQ2#
REQ3#
REQ4#

ADDR GROUP 1

H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35

H_ADS#
H_BNR#
H_BPRI#

K3
H2
K2
J3
L1

H1
E2
G5

DATA GRP0

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

ADS#
BNR#
BPRI#

XDP/ITP SIGNALS

H_ADSTB#0
H_REQ#[4..0]

A3#
A4#
A5#
A6#
A7#
A8#
A9#
A10#
A11#
A12#
A13#
A14#
A15#
A16#
ADSTB0#

TPAD14-GP

RESERVED

6
6

J4
L5
L4
K5
M3
N2
J1
N3
P5
P2
L2
P4
P1
R1
M1

TP74

ADDR GROUP 0

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16

1 OF 4

CONTROL

CPU1A

R105 1

H_DPRSTP#
H_DPSLP#
H_DPWR#
H_PWRGD
H_CPUSLP#
H_INIT#
H_CPURST#

2 1KR2J-1-GP

DY
XDP_TCK

R32

2 54D9R2F-L1-GP

XDP_TRST#

R33

2 54D9R2F-L1-GP

1
1
1
1
1
1
1

TP76
TP95
TP114
TP81
TP78
TP92
TP86

TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP

Place these TP on button-side,


easy to measure.

JV50

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

CPU (1 of 2)
Size

All place within 2" to CPU

Wistron Corporation

Document Number

Rev

JV50
Date:
A

Thursday, January 08, 2009

SB
Sheet
E

of

60

1
2

1
2

1
2

1
2

1
2

1
2

1
2

C537
SC10U6D3V5MX-3GP

C536
SC10U6D3V5MX-3GP

C547
SC10U6D3V5MX-3GP

C548
SC10U6D3V5MX-3GP

C539
SC10U6D3V5MX-3GP

C552
SC10U6D3V5MX-3GP

C538
SC10U6D3V5MX-3GP

DY

C553
SC10U6D3V5MX-3GP

C52
SC10U6D3V5MX-3GP

C57

DY

C83

C80

C79

1
2

C58

C75

C84
SC4D7U6D3V3KX-GP

GAP-CLOSE-PWR

C67

SC4D7U6D3V3KX-GP

SCD1U10V2KX-4GP

1D05V_S0
G2
1

SCD1U10V2KX-4GP

1D05V_S0_CPU

SB 1208

1D05V_S0

SCD1U10V2KX-4GP

DY

layout note: "1D5V_VCCA_S0"


as short as possible
1D5V_S0

AE7

100R2F-L1-GP-U

AF7

1
R25

C603

FCM1608KF-1-GP
1
2
L18
C6062nd = 68.00248.061
SC10U6D3V5MX-3GP

41

SCD01U16V2KX-3GP

1
H_VID[6..0]
VCC_CORE

H_VID0
H_VID1
H_VID2
H_VID3
H_VID4
H_VID5
H_VID6

1D5V_VCCA_S0

B26
C26

VCC_SENSE

41

VSS_SENSE 41

VSSSENSE

DY

SCD1U10V2KX-4GP

VCCSENSE

C51

TPAD14-GP TP23

G21
V6
J6
K6
M6
J21
K21
M21
N21
N6
R21
R6
T21
T6
V21
W21

AD6
AF5
AE5
AF4
AE3
AF3
AE2

C50

SC10U6D3V5MX-3GP

VID0
VID1
VID2
VID3
VID4
VID5
VID6

C53

SC10U6D3V5MX-3GP

VCCA
VCCA

C88

SC10U6D3V5MX-3GP

VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP

AB20
AB7
AC7
AC9
AC12
AC13
AC15
AC17
AC18
AD7
AD9
AD10
AD12
AD14
AD15
AD17
AD18
AE9
AE10
AE12
AE13
AE15
AE17
AE18
AE20
AF9
AF10
AF12
AF14
AF15
AF17
AF18
AF20

C89

SC10U6D3V5MX-3GP

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

SCD1U10V2KX-4GP

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

SCD1U10V2KX-4GP

3 OF 4

C87

SC10U6D3V5MX-3GP

A7
A9
A10
A12
A13
A15
A17
A18
A20
B7
B9
B10
B12
B14
B15
B17
B18
B20
C9
C10
C12
C13
C15
C17
C18
D9
D10
D12
D14
D15
D17
D18
E7
E9
E10
E12
E13
E15
E17
E18
E20
F7
F9
F10
F12
F14
F15
F17
F18
F20
AA7
AA9
AA10
AA12
AA13
AA15
AA17
AA18
AA20
AB9
AC10
AB10
AB12
AB14
AB15
AB17
AB18

DY

SB 1209

SC10U6D3V5MX-3GP

CPU1C

DY

C55

SCD1U10V2KX-4GP

DY

C85

SCD1U10V2KX-4GP

VCC_CORE

C56

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

C86

DY

VCC_CORE

VCC_CORE

VCC_CORE

Layout Note:
R24
VCCSENSE and VSSSENSE lines
should be of equal length.

100R2F-L1-GP-U

BGA479-SKT6-GPU7

Layout Note:
Provide a test point (with
no stub) to connect a
differential probe
between VCCSENSE and
VSSSENSE at the location
where the two 54.9ohm
resistors terminate the
55 ohm transmission line.

CPU1D

A4
A8
A11
A14
A16
A19
A23
TP_AF2_CPU
AF2
B6
B8
B11
B13
B16
B19
B21
B24
C5
C8
C11
C14
C16
C19
C2
C22
C25
D1
D4
D8
D11
D13
D16
D19
D23
D26
E3
E6
E8
E11
E14
E16
E19
E21
E24
F5
F8
F11
F13
F16
F19
F2
F22
F25
G4
G1
G23
G26
H3
H6
H21
H24
J2
J5
J22
J25
K1
K4
K23
K26
L3
L6
L21
L24
M2
M5
M22
M25
N1
N4
N23
N26
P3

4 OF 4

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

P6
P21
P24
R2
R5
R22
R25
T1
T4
T23
T26
U3
U6
U21
U24
V2
V5
V22
V25
W1
W4
W23
W26
Y3
Y6
Y21
Y24
AA2
AA5
AA8
AA11
AA14
AA16
AA19
AA22
AA25
AB1
AB4
AB8
AB11
AB13
AB16
AB19
AB23
AB26
AC3
AC6
AC8
AC11
AC14
AC16
AC19
AC21
AC24
AD2
AD5
AD8
AD11
AD13
AD16
AD19
AD22
AD25
AE1
AE4
AE8
AE11
AE14
AE16
AE19
AE23
AE26 TP_AE26_CPU 1
TP_A2_CPU
A2
1
AF6
AF8
AF11
AF13
AF16
AF19
AF21
A25 TP_A25_CPU 1
AF25

TP174 TPAD14-GP
TP98 TPAD14-GP

TP181 TPAD14-GP

BGA479-SKT6-GPU7

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

CPU (2 of 2)
Size

Document Number

Rev

JV50
Date:
A

Thursday, January 08, 2009

SB
Sheet
E

of

60

1 OF 10

NB1A

H_A#[35..3]
H_D#[63..0]

H_D#[63..0]

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

H_SWING routing Trace width and


Spacing use 10 / 20 mil

1D05V_S0
D

R381
221R2F-2-GP
2

H_SWING Resistors and


Capacitors close MCH
500 mil ( MAX )

R382
100R2F-L1-GP-U
2

1
2

C619
SCD1U10V2KX-4GP

H_SWING

H_RCOMP routing Trace width and


Spacing use 10 / 20 mil
1
R380

2 H_RCOMP
24D9R2F-L-GP

Place them near to the chip ( < 0.5")

F2
G8
F8
E6
G2
H6
H2
F6
D4
H3
M9
M11
J1
J2
N12
J6
P2
L2
R2
N9
L6
M5
J3
N2
R1
N5
N6
P13
N8
L7
N10
M3
Y3
AD14
Y6
Y10
Y12
Y14
Y7
W2
AA8
Y9
AA13
AA9
AA11
AD11
AD10
AD13
AE12
AE9
AA2
AD8
AA3
AD3
AD7
AE14
AF3
AC1
AE3
AC3
AE11
AE8
AG2
AD6

H_A#_3
H_A#_4
H_A#_5
H_A#_6
H_A#_7
H_A#_8
H_A#_9
H_A#_10
H_A#_11
H_A#_12
H_A#_13
H_A#_14
H_A#_15
H_A#_16
H_A#_17
H_A#_18
H_A#_19
H_A#_20
H_A#_21
H_A#_22
H_A#_23
H_A#_24
H_A#_25
H_A#_26
H_A#_27
H_A#_28
H_A#_29
H_A#_30
H_A#_31
H_A#_32
H_A#_33
H_A#_34
H_A#_35

H_D#_0
H_D#_1
H_D#_2
H_D#_3
H_D#_4
H_D#_5
H_D#_6
H_D#_7
H_D#_8
H_D#_9
H_D#_10
H_D#_11
H_D#_12
H_D#_13
H_D#_14
H_D#_15
H_D#_16
H_D#_17
H_D#_18
H_D#_19
H_D#_20
H_D#_21
H_D#_22
H_D#_23
H_D#_24
H_D#_25
H_D#_26
H_D#_27
H_D#_28
H_D#_29
H_D#_30
H_D#_31
H_D#_32
H_D#_33
H_D#_34
H_D#_35
H_D#_36
H_D#_37
H_D#_38
H_D#_39
H_D#_40
H_D#_41
H_D#_42
H_D#_43
H_D#_44
H_D#_45
H_D#_46
H_D#_47
H_D#_48
H_D#_49
H_D#_50
H_D#_51
H_D#_52
H_D#_53
H_D#_54
H_D#_55
H_D#_56
H_D#_57
H_D#_58
H_D#_59
H_D#_60
H_D#_61
H_D#_62
H_D#_63

HOST

2
1

R370
1KR2F-3-GP

4,51 H_CPURST#
4
H_CPUSLP#
H_AVREF

C614

H12
B16
G17
A9
F11
G12
E9
B10
AH7
AH6
J11
F9
H9
E12
H11
C9

H_DSTBN#_0
H_DSTBN#_1
H_DSTBN#_2
H_DSTBN#_3
H_DSTBP#_0
H_DSTBP#_1
H_DSTBP#_2
H_DSTBP#_3

H_SWING
H_RCOMP
H_CPURST#
H_CPUSLP#
H_AVREF
H_DVREF

H_REQ#_0
H_REQ#_1
H_REQ#_2
H_REQ#_3
H_REQ#_4
H_RS#_0
H_RS#_1
H_RS#_2

H_A#[35..3]

H_ADS#
4
H_ADSTB#0 4
H_ADSTB#1 4
H_BNR#
4
H_BPRI# 4
H_BREQ#0 4
H_DEFER# 4
H_DBSY# 4
CLK_MCH_BCLK 3
CLK_MCH_BCLK# 3
H_DPWR# 4
H_DRDY# 4
H_HIT#
4
H_HITM# 4
H_LOCK# 4
H_TRDY# 4

J8
L3
Y13
Y1

H_DINV#0
H_DINV#1
H_DINV#2
H_DINV#3

L10
M7
AA5
AE6

H_DSTBN#0
H_DSTBN#1
H_DSTBN#2
H_DSTBN#3

L9
M8
AA6
AE5

H_DSTBP#0
H_DSTBP#1
H_DSTBP#2
H_DSTBP#3

B15
K13
F13
B13
B14

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

B6
F12
C8

H_RS#0
H_RS#1
H_RS#2

H_DSTBN#[3..0]

H_DSTBP#[3..0]

H_DINV#[3..0]

H_DSTBN#[3..0]

H_DSTBP#[3..0]

H_REQ#[4..0]

H_RS#[2..0]

CANTIGA-GM-GP-U-NF

71.CNTIG.00U
2

1
2

C12
E11
A11
B11

SCD1U16V2ZY-2GP

R389
2KR2F-3-GP

C5
E3

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35

H_DINV#[3..0]
H_DINV#_0
H_DINV#_1
H_DINV#_2
H_DINV#_3

1D05V_S0
H_SWING
H_RCOMP

H_ADS#
H_ADSTB#_0
H_ADSTB#_1
H_BNR#
H_BPRI#
H_BREQ#
H_DEFER#
H_DBSY#
HPLL_CLK
HPLL_CLK#
H_DPWR#
H_DRDY#
H_HIT#
H_HITM#
H_LOCK#
H_TRDY#

A14
C15
F16
H13
C18
M16
J13
P16
R16
N17
M13
E17
P17
F17
G20
B19
J16
E20
H16
J20
L17
A17
B17
L16
C21
J17
H20
B18
K17
B20
F21
K21
L20

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Size
Date:
5

Document Number

Cantiga (1 of 6)
JV50

Thursday, January 08, 2009

Rev

SB
Sheet
1

of

60

1D05V_S0

2 OF 10

NB1B

2
3 OF 10

RESERVED#BG23
RESERVED#BF23
RESERVED#BH18
RESERVED#BF18

SA_ODT_0
SA_ODT_1
SB_ODT_0
SB_ODT_1
SM_RCOMP
SM_RCOMP#
SM_RCOMP_VOH
SM_RCOMP_VOL
SM_VREF
SM_PWROK
SM_REXT
SM_DRAMRST#

CLK

DPLL_REF_CLK
DPLL_REF_CLK#
DPLL_REF_SSCLK
DPLL_REF_SSCLK#
PEG_CLK
PEG_CLK#

AR24
AR21
AU24
AV20

M_CLK_DDR#0
M_CLK_DDR#1
M_CLK_DDR#2
M_CLK_DDR#3

16
16
17
17

18
35

18 CLK_DDC_EDID
18 DAT_DDC_EDID

18 GMCH_LCDVDD_ON

BC28
AY28
AY36
BB36

M_CKE0
M_CKE1
M_CKE2
M_CKE3

16
16
17
17

BA17
AY16
AV16
AR13

M_CS0#
M_CS1#
M_CS2#
M_CS3#

16
16
17
17

BD17
AY17
BF15
AY13

M_ODT0
M_ODT1
M_ODT2
M_ODT3

16
16
17
17

TPAD14-GP TP189
R183 1
2
0R0402-PAD

M_RCOMPP
M_RCOMPN

BF28
BH28

SM_RCOMP_VOH
SM_RCOMP_VOL

AV42
AR36
BF17
BC36

DDR2 : connect to GND


SM_REXT
R4441
499R2F-2-GP
2
DDR3_DRAMRST#
DDR3_DRAMRST#

SM_PWROK

39

DDR_VREF_S3_1

0.75V

16,17

DREFCLK 3
DREFCLK# 3
DREFSSCLK 3
DREFSSCLK# 3

F43
E43

L32
G32
M32

LCTLB_DATA
CLK_DDC_EDID
DAT_DDC_EDID

M33
K33
J33

GMCH_LCDVDD_ON
LIBG
1 L_LVBG
LVDS_VREF

M29
C44
B43
E37
E38
C41
C40
B37
A37

18 GMCH_TXACLK18 GMCH_TXACLK+
18 GMCH_TXBCLK18 GMCH_TXBCLK+

BG22
BH21

B38
A38
E41
F41

LCTLA_CLK

L_BKLTCTL
GMCH_BL_ON

CLK_MCH_3GPLL
CLK_MCH_3GPLL#

C335

3
3

18 GMCH_TXAOUT018 GMCH_TXAOUT118 GMCH_TXAOUT2-

H47
E46
G40
A40

18 GMCH_TXAOUT0+
18 GMCH_TXAOUT1+
18 GMCH_TXAOUT2+

H48
D45
F40
B40

18 GMCH_TXBOUT018 GMCH_TXBOUT118 GMCH_TXBOUT2-

A41
H38
G37
J37

18 GMCH_TXBOUT0+
18 GMCH_TXBOUT1+
18 GMCH_TXBOUT2+

B42
G38
F37
K37

TV_DACA
TV_DACB
TV_DACC

F25
H25
K25

13,34
13,25,31,32,33,35,36,51,52

PWROK

PLT_RST1#

100R2J-2-GP

R203

C324
SC100P50V2JN-3GP

DY

SB 1202
4,12,39 PM_THRMTRIP-A#

1 R192

0R0402-PAD

1 R195

PM_DPRSLPVR_MCH

0R0402-PAD

BG48
BF48
BD48
BC48
BH47
BG47
BE47
BH46
BF46
BG45
BH44
BH43
BH6
BH5
BG4
BH3
BF3
BH2
BG2
BE2
BG1
BF1
BD1
BC1
F1
A47

NC#BG48
NC#BF48
NC#BD48
NC#BC48
NC#BH47
NC#BG47
NC#BE47
NC#BH46
NC#BF46
NC#BG45
NC#BH44
NC#BH43
NC#BH6
NC#BH5
NC#BG4
NC#BH3
NC#BF3
NC#BH2
NC#BG2
NC#BE2
NC#BG1
NC#BF1
NC#BD1
NC#BC1
NC#F1
NC#A47

13
13
13
13

GMCH_BLUE

19

GFX_VR_EN

E28

GMCH_GREEN

G28
J28
G29

GMCH_DDCCLK
GMCH_DDCDATA
1 R189
2 GMCH_HS
0R0402-PAD
1 R188
2GMCH_VS
0R0402-PAD

46

GFX_VID0
GFX_VID1
GFX_VID2
GFX_VID3
GFX_VID4

TV_RTN

TV_DCONSEL_0
TV_DCONSEL_1

H32
J32
J29
E29
L29

CL_CLK
CL_DATA
CL_PWROK
CL_RST#
CL_VREF

CRT_BLUE

DDPC_CTRLCLK
DDPC_CTRLDATA
SDVO_CTRLCLK
SDVO_CTRLDATA
CLKREQ#
ICH_SYNC#

CRT_RED
CRT_IRTN
CRT_DDC_CLK
CRT_DDC_DATA
CRT_HSYNC
CRT_TVO_IREF
CRT_VSYNC

CRT_IREF
2
1K02R2F-1-GP

TSATN#

B12

MCH_TSATN#

B28
B30
B29
C29
A28

HDA_BCLK
HDA_RST#
HDA_SDI
HDA_SDO
HDA_SYNC

R201
1KR2F-3-GP

CL_CLK0 13
CL_DATA0 13
PWROK
13,34
CL_RST#0
13

C288

GMCH_HDMI_CLK 20
GMCH_HDMI_DATA 20
CLK_MCH_OE# 3
MCH_ICH_SYNC#
13

R200
499R2F-2-GP

FOR Cantiga:500 ohm


Teenah: 392 ohm

ACZ_SDIN3

UMA

C220
C648
C654
C228
C233
C658
C237
C239
C265
C264
C269
C660
C671
C666
C680
C679

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEG_TXN0
PEG_TXN1
PEG_TXN2
PEG_TXN3
PEG_TXN4
PEG_TXN5
PEG_TXN6
PEG_TXN7
PEG_TXN8
PEG_TXN9
PEG_TXN10
PEG_TXN11
PEG_TXN12
PEG_TXN13
PEG_TXN14
PEG_TXN15

J42
L46
M48
M39
M43
R47
N37
T39
U36
U39
Y39
Y46
AA36
AA39
AD42
AD46

PEG_TXP0_L
PEG_TXP1_L
PEG_TXP2_L
PEG_TXP3_L
PEG_TXP4_L
PEG_TXP5_L
PEG_TXP6_L
PEG_TXP7_L
PEG_TXP8_L
PEG_TXP9_L
PEG_TXP10_L
PEG_TXP11_L
PEG_TXP12_L
PEG_TXP13_L
PEG_TXP14_L
PEG_TXP15_L

DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS

1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1

2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2

C213
C647
C651
C222
C229
C663
C234
C245
C259
C253
C266
C657
C667
C664
C672
C686

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEG_TXP0
PEG_TXP1
PEG_TXP2
PEG_TXP3
PEG_TXP4
PEG_TXP5
PEG_TXP6
PEG_TXP7
PEG_TXP8
PEG_TXP9
PEG_TXP10
PEG_TXP11
PEG_TXP12
PEG_TXP13
PEG_TXP14
PEG_TXP15

UMA 1
UMA 1

2 C600
2 C605

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEG_TXN0_L_1
PEG_TXP0_L_1

UMA 1

UMA 1
UMA 1

2 C596
2 C598

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEG_TXN1_L_1
PEG_TXP1_L_1

UMA 1

PEG_TXN2_L
PEG_TXP2_L

UMA 1
UMA 1

2 C589
2 C592

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEG_TXN2_L_1
PEG_TXP2_L_1

UMA 1

PEG_TXN3_L
PEG_TXP3_L

UMA 1
UMA 1

2 C568
2 C561

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEG_TXN3_L_1
PEG_TXP3_L_1

UMA 2

R555
PEG_RXP3

ACZ_BIT_CLK
ACZ_SYNC_R
ACZ_RST#_R
ACZ_SDATAOUT_R

ACZ_SDIN3

2UMA HDMI_DETECT#_L

GMCH_RED
GMCH_GREEN
GMCH_BLUE
12

52

HDMI_DATA2- 20,55
HDMI_DATA2+ 20,55

4 RN83
3 SRN0J-10-GP-U

HDMI_DATA1- 20,55
HDMI_DATA1+ 20,55

4 RN84
3 SRN0J-10-GP-U

HDMI_DATA0- 20,55
HDMI_DATA0+ 20,55

3 RN85
4 SRN0J-10-GP-U

HDMI_CLK- 20,55
HDMI_CLK+ 20,55

2UMA

HDMI_DETECT#

20

0R2J-2-GP

SCD01U16V2KX-3GP

1
2

C756

C759
SC2D2U6D3V3MX-1-GP

1
EC21DY

2 HDA_BCLK
SC12P50V2JN-3GP

8
7
6
5

RN32
GMCH_BL_ON
GMCH_LCDVDD_ON

SCD01U16V2KX-3GP

1
2

C757

2
1

C760

UMA
1

4
3
2
1

TV_DACC
TV_DACB
TV_DACA

R162

0R2J-2-GP

RN33
GMCH_VS
GMCH_HS

2
1

3
4

DIS

SRN0J-10-GP-U

FOR Discrete,change to 0 ohm


(66.R0036.A8L)

2K37R2F-GP

DIS

CRT_IREF

UMA/DIS

R178
100KR2F-L1-GP

R384

RN31

SRN75J-1-GP

SC2D2U6D3V3MX-1-GP

3
4

UMA

SRN100KJ-6-GP

LIBG

5
6
7
8

2
2
R446
1KR2F-3-GP

46

1
2
3
4

UMA/DIS

layout take note

UMA

Wistron Corporation

1
2

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

SRN10KJ-5-GP
RN35

Title

1
2

Cantiga (2 of 6)
Size

Document Number

SRN10KJ-5-GP

Rev

SB

JV50
Date:

PEG_TXP[15..0]

4 RN82
3 SRN0J-10-GP-U

FOR Discrete change RN to 0 ohm


(66.R0036.A8L)

2
2

DY

R61

1KR2F-3-GP

SM_RCOMP_VOH

GFXVR_EN

52

SRN150F-1-GP

R441
3K01R2F-3-GP

GFXVR_EN

PEG_TXN[15..0]

12

ACZ_BIT_CLK 12
ACZ_SYNC_R 12
ACZ_RST#_R 12
ACZ_SDATAOUT_R

SM_RCOMP_VOL

4
3

2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2

PEG_TXN1_L
PEG_TXP1_L

1D5V_S3

MCH_TSATN#

PM_EXTTS#0
PM_EXTTS#1

1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1

RN30

8
7
6
5

R445

RN34

DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS
DIS

PEG_TXN0_L
PEG_TXP0_L

UMA

R387
56R2J-4-GP

4
3

PEG_TXN0_L
PEG_TXN1_L
PEG_TXN2_L
PEG_TXN3_L
PEG_TXN4_L
PEG_TXN5_L
PEG_TXN6_L
PEG_TXN7_L
PEG_TXN8_L
PEG_TXN9_L
PEG_TXN10_L
PEG_TXN11_L
PEG_TXN12_L
PEG_TXN13_L
PEG_TXN14_L
PEG_TXN15_L

52

33R2J-2-GP

1
2
3
4

1D05V_S0

LCTLA_CLK
LCTLB_DATA

J41
M46
M47
M40
M42
R48
N38
T40
U37
U40
Y40
AA46
AA37
AA40
AD43
AC46

PEG_RXP[15..0]

SB 1202

SRN33J-4-GP

3D3V_S0

PEG_RXP0
PEG_RXP1
PEG_RXP2
PEG_RXP3
PEG_RXP4
PEG_RXP5
PEG_RXP6
PEG_RXP7
PEG_RXP8
PEG_RXP9
PEG_RXP10
PEG_RXP11
PEG_RXP12
PEG_RXP13
PEG_RXP14
PEG_RXP15

71.CNTIG.00U

CRT_IREF routing Trace


width use 20 mil

RN36

71.CNTIG.00U

H43
J44
L43
L41
N40
P47
N43
T42
U42
Y42
W47
Y37
AA42
AD36
AC48
AD40

R419

HDA_BCLK
HDA_SYNC
HDA_RST#
HDA_SDO

CANTIGA-GM-GP-U-NF

52

PEG_RXN0
PEG_RXN1
PEG_RXN2
PEG_RXN3
PEG_RXN4
PEG_RXN5
PEG_RXN6
PEG_RXN7
PEG_RXN8
PEG_RXN9
PEG_RXN10
PEG_RXN11
PEG_RXN12
PEG_RXN13
PEG_RXN14
PEG_RXN15

0R2J-2-GP

HDA_BCLK
HDA_RST#
HDA_SDI
HDA_SDO
HDA_SYNC

modify by RF
PEG_RXN[15..0]

H44
J46
L44
L40
N41
P48
N44
T43
U43
Y43
Y48
Y36
AA43
AD37
AC47
AD39

CANTIGA-GM-GP-U-NF

MCH_CLVREF

N28
M28
G36
E36
K36 CLK_MCH_OE#
H36

PEG_TX_0
PEG_TX_1
PEG_TX_2
PEG_TX_3
PEG_TX_4
PEG_TX_5
PEG_TX_6
PEG_TX_7
PEG_TX_8
PEG_TX_9
PEG_TX_10
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_15

CRT_GREEN

FOR Cantiga: 1.02k_1% ohm


Teenah: 1.3k ohm

1D05V_S0

AH37
AH36
AN36
AJ35
AH34

PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
PEG_TX#_10
PEG_TX#_11
PEG_TX#_12
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15

UMA

R161

GFXVR_EN

C34

GMCH_BLUE

GMCH_RED

GMCH_RED

19 GMCH_DDCCLK
19 GMCH_DDCDATA
19 GMCH_HSYNC

for HDMI port C

NC

13,41 PM_DPRSLPVR

PM

SB 1202

DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3

19

19 GMCH_GREEN

GFX_VID[4..0]

B33
B32
G33
F33
E33

TVA_DAC
TVB_DAC
TVC_DAC

CFG16

13
13
13
13

19 GMCH_VSYNC

GFX_VID_0
GFX_VID_1
GFX_VID_2
GFX_VID_3
GFX_VID_4

LVDSB_DATA_0
LVDSB_DATA_1
LVDSB_DATA_2
LVDSB_DATA_3

2 2K21R2F-GP

AD35
AE44
AF46
AH43

DMI_RXN0
DMI_RXN1
DMI_RXN2
DMI_RXN3

DY

PM_SYNC#
PM_DPRSTP#
PM_EXT_TS#_0
PM_EXT_TS#_1
PWROK
RSTIN#
THERMTRIP#
DPRSLPVR

2
R556 1

R29
B7
PM_EXTTS#0
N33
PM_EXTTS#1
P32
AT40
RSTIN#
AT11
NB_THERMTRIP#
T20
PM_DPRSLPVR_MCH R32

LVDSB_DATA#_0
LVDSB_DATA#_1
LVDSB_DATA#_2
LVDSB_DATA#_3

PEG_RX_0
PEG_RX_1
PEG_RX_2
PEG_RX_3
PEG_RX_4
PEG_RX_5
PEG_RX_6
PEG_RX_7
PEG_RX_8
PEG_RX_9
PEG_RX_10
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
PEG_RX_15

Close to GMCH as 500 mils.

DY

CFG20

13
PM_SYNC#
4,12,41 H_DPRSTP#
16,17 PM_EXTTS#0

LVDSA_DATA_0
LVDSA_DATA_1
LVDSA_DATA_2
LVDSA_DATA_3

M_RCOMPN

R442
80D6R2F-L-GP

LVDSA_DATA#_0
LVDSA_DATA#_1
LVDSA_DATA#_2
LVDSA_DATA#_3

DMI_TXP0 13
DMI_TXP1 13
DMI_TXP2 13
DMI_TXP3 13

AE35
AE43
AE46
AH42

49D9R2F-GP

SC47P50V2JN-3GP

CFG9

ME

CFG20

2 2K21R2F-GP

MISC

2 4K02R2F-GP

DY

DMI_TXP_0
DMI_TXP_1
DMI_TXP_2
DMI_TXP_3

HDA

DY

R385 1

R193 1

CFG16

DMI_TXN_0
DMI_TXN_1
DMI_TXN_2
DMI_TXN_3

AE40
AE38
AE48
AH40

C31
E32

SCD1U10V2KX-4GP

1
2

M_RCOMPP

CFG

CFG9

R443
80D6R2F-L-GP

3D3V_S0

DMI

1D5V_S3

DMI_RXP_0
DMI_RXP_1
DMI_RXP_2
DMI_RXP_3

CFG_0
CFG_1
CFG_2
CFG_3
CFG_4
CFG_5
CFG_6
CFG_7
CFG_8
CFG_9
CFG_10
CFG_11
CFG_12
CFG_13
CFG_14
CFG_15
CFG_16
CFG_17
CFG_18
CFG_19
CFG_20

DMI_TXN0 13
DMI_TXN1 13
DMI_TXN2 13
DMI_TXN3 13

L_VDD_EN
LVDS_IBG
LVDS_VBG
LVDS_VREFH
LVDS_VREFL
LVDSA_CLK#
LVDSA_CLK
LVDSB_CLK#
LVDSB_CLK

PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8
PEG_RX#_9
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15

VGA

T25
R25
P25
P20
P24
C25
N24
M24
E21
C23
C24
N21
P21
T21
R20
M20
L21
H21
P29
R28
T28

CPU_SEL0
CPU_SEL1
CPU_SEL2

GRAPHICS VID

3,4
3,4
3,4

AE41
AE37
AE47
AH39

L_CTRL_DATA
L_DDC_CLK
L_DDC_DATA

PEG_CMP

T37
T36

PEG_COMPI
PEG_COMPO

TV

H24
DMI_RXN_0
DMI_RXN_1
DMI_RXN_2
DMI_RXN_3

R196
C270

L_BKLT_CTRL
L_BKLT_EN
L_CTRL_CLK

GRAPHICS

RESERVED#AY21

SA_CS#_0
SA_CS#_1
SB_CS#_0
SB_CS#_1

16
16
17
17

LVDS

AY21

BG23
BF23
BH18
BF18

SA_CKE_0
SA_CKE_1
SB_CKE_0
SB_CKE_1

M_CLK_DDR0
M_CLK_DDR1
M_CLK_DDR2
M_CLK_DDR3

PCI-EXPRESS

RESERVED#B31
RESERVED#B2
RESERVED#M1

SA_CK#_0
SA_CK#_1
SB_CK#_0
SB_CK#_1

AP24
AT21
AV24
AU20

B31
B2
M1

RSVD

SA_CK_0
SA_CK_1
SB_CK_0
SB_CK_1

RESERVED#M36
RESERVED#N36
RESERVED#R33
RESERVED#T33
RESERVED#AH9
RESERVED#AH10
RESERVED#AH12
RESERVED#AH13
RESERVED#K12
RESERVED#AL34
RESERVED#AK34
RESERVED#AN35
RESERVED#AM35
RESERVED#T24

SCD1U10V2KX-4GP

DDR CLK/ CONTROL/COMPENSATION

NB1C

M36
N36
R33
T33
AH9
AH10
AH12
AH13
K12
AL34
AK34
AN35
AM35
T24

Thursday, January 08, 2009

Sheet
1

of

60

M_A_BS#0 16
M_A_BS#1 16
M_A_BS#2 16

BB20
BD20
AY20

M_A_RAS# 16
M_A_CAS# 16
M_A_WE# 16

MEMORY

M_A_DM[7..0]
SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7
SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7
SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14

AM37
AT41
AY41
AU39
BB12
AY6
AT7
AJ5

M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7

AJ44
AT44
BA43
BC37
AW12
BC8
AU8
AM7
AJ43
AT43
BA44
BD37
AY12
BD8
AU9
AM8

M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7

BA21
BC24
BG24
BH24
BG25
BA24
BD24
BG27
BF25
AW24
BC21
BG26
BH26
BH17
AY25

M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14

M_A_DQS[7..0]

M_A_DQS#[7..0]

M_A_A[14..0]

M_A_DM[7..0]

M_A_DQS[7..0]

16

16

M_A_DQS#[7..0]

M_A_A[14..0]

16

16

M_B_DQ[63..0]
M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63

5 OF 10

NB1E
AK47
AH46
AP47
AP46
AJ46
AJ48
AM48
AP48
AU47
AU46
BA48
AY48
AT47
AR47
BA47
BC47
BC46
BC44
BG43
BF43
BE45
BC41
BF40
BF41
BG38
BF38
BH35
BG35
BH40
BG39
BG34
BH34
BH14
BG12
BH11
BG8
BH12
BF11
BF8
BG7
BC5
BC6
AY3
AY1
BF6
BF5
BA1
BD3
AV2
AU3
AR3
AN2
AY2
AV1
AP3
AR1
AL1
AL2
AJ1
AH1
AM2
AM3
AH3
AJ3

SB_DQ_0
SB_DQ_1
SB_DQ_2
SB_DQ_3
SB_DQ_4
SB_DQ_5
SB_DQ_6
SB_DQ_7
SB_DQ_8
SB_DQ_9
SB_DQ_10
SB_DQ_11
SB_DQ_12
SB_DQ_13
SB_DQ_14
SB_DQ_15
SB_DQ_16
SB_DQ_17
SB_DQ_18
SB_DQ_19
SB_DQ_20
SB_DQ_21
SB_DQ_22
SB_DQ_23
SB_DQ_24
SB_DQ_25
SB_DQ_26
SB_DQ_27
SB_DQ_28
SB_DQ_29
SB_DQ_30
SB_DQ_31
SB_DQ_32
SB_DQ_33
SB_DQ_34
SB_DQ_35
SB_DQ_36
SB_DQ_37
SB_DQ_38
SB_DQ_39
SB_DQ_40
SB_DQ_41
SB_DQ_42
SB_DQ_43
SB_DQ_44
SB_DQ_45
SB_DQ_46
SB_DQ_47
SB_DQ_48
SB_DQ_49
SB_DQ_50
SB_DQ_51
SB_DQ_52
SB_DQ_53
SB_DQ_54
SB_DQ_55
SB_DQ_56
SB_DQ_57
SB_DQ_58
SB_DQ_59
SB_DQ_60
SB_DQ_61
SB_DQ_62
SB_DQ_63

SB_BS_0
SB_BS_1
SB_BS_2
SB_RAS#
SB_CAS#
SB_WE#

BC16
BB17
BB33

M_B_BS#0 17
M_B_BS#1 17
M_B_BS#2 17

AU17
BG16
BF14

M_B_RAS# 17
M_B_CAS# 17
M_B_WE# 17
D

M_B_DM[7..0]

SA_RAS#
SA_CAS#
SA_WE#

17 M_B_DQ[63..0]

BD21
BG18
AT25

MEMORY

SA_BS_0
SA_BS_1
SA_BS_2

SYSTEM

SA_DQ_0
SA_DQ_1
SA_DQ_2
SA_DQ_3
SA_DQ_4
SA_DQ_5
SA_DQ_6
SA_DQ_7
SA_DQ_8
SA_DQ_9
SA_DQ_10
SA_DQ_11
SA_DQ_12
SA_DQ_13
SA_DQ_14
SA_DQ_15
SA_DQ_16
SA_DQ_17
SA_DQ_18
SA_DQ_19
SA_DQ_20
SA_DQ_21
SA_DQ_22
SA_DQ_23
SA_DQ_24
SA_DQ_25
SA_DQ_26
SA_DQ_27
SA_DQ_28
SA_DQ_29
SA_DQ_30
SA_DQ_31
SA_DQ_32
SA_DQ_33
SA_DQ_34
SA_DQ_35
SA_DQ_36
SA_DQ_37
SA_DQ_38
SA_DQ_39
SA_DQ_40
SA_DQ_41
SA_DQ_42
SA_DQ_43
SA_DQ_44
SA_DQ_45
SA_DQ_46
SA_DQ_47
SA_DQ_48
SA_DQ_49
SA_DQ_50
SA_DQ_51
SA_DQ_52
SA_DQ_53
SA_DQ_54
SA_DQ_55
SA_DQ_56
SA_DQ_57
SA_DQ_58
SA_DQ_59
SA_DQ_60
SA_DQ_61
SA_DQ_62
SA_DQ_63

4 OF 10

NB1D
AJ38
AJ41
AN38
AM38
AJ36
AJ40
AM44
AM42
AN43
AN44
AU40
AT38
AN41
AN39
AU44
AU42
AV39
AY44
BA40
BD43
AV41
AY43
BB41
BC40
AY37
BD38
AV37
AT36
AY38
BB38
AV36
AW36
BD13
AU11
BC11
BA12
AU13
AV13
BD12
BC12
BB9
BA9
AU10
AV9
BA11
BD9
AY8
BA6
AV5
AV7
AT9
AN8
AU5
AU6
AT5
AN10
AM11
AM5
AJ9
AJ8
AN12
AM13
AJ11
AJ12

SYSTEM

M_A_DQ[63..0]
M_A_DQ0
M_A_DQ1
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_A_DQ18
M_A_DQ19
M_A_DQ20
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ32
M_A_DQ33
M_A_DQ34
M_A_DQ35
M_A_DQ36
M_A_DQ37
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ44
M_A_DQ45
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ62
M_A_DQ63

DDR

16 M_A_DQ[63..0]

DDR

CANTIGA-GM-GP-U-NF

CANTIGA-GM-GP-U-NF

71.CNTIG.00U

71.CNTIG.00U

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7
SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7
SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14

AM47
AY47
BD40
BF35
BG11
BA3
AP1
AK2

M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7

AL47
AV48
BG41
BG37
BH9
BB2
AU1
AN6
AL46
AV47
BH41
BH37
BG9
BC2
AT2
AN5

M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7

AV17
BA25
BC25
AU25
AW25
BB28
AU28
AW28
AT33
BD33
BB16
AW33
AY33
BH15
AU33

M_B_DM[7..0]

M_B_DQS[7..0]

M_B_DQS[7..0]

M_B_DQS#[7..0]

17

17

M_B_DQS#[7..0]

M_B_A[14..0]

M_B_A[14..0]

M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14

17

17

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

Cantiga (3 of 6)
Size

Document Number

Rev

JV50
Date:
5

Thursday, January 08, 2009

SB
Sheet
1

of

60

1D5V_S3

UMA

C278

UMA

C279

UMA

C612

C289

UMA

C271

C286

DY

1
2

1
2

UMA

C275

SCD47U6D3V2KX-GP

DY

C285

DY

1
2

1
2

1
2

UMA

C302

DY

SCD1U10V2KX-4GP

DY

C282

Coupling CAP

AE33
AC33
AA33
Y33
W33
V33
U33
AH28
AF28
AC28
AA28
AJ26
AG26
AE26
AC26
AH25
AG25
AF25
AG24
AJ23
AH23
AF23
T32

Place on the Edge

Coupling CAP

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

VCC CORE

AG34
AC34
AB34
AA34
Y34
V34
U34
AM33
AK33
AJ33
AG33
AF33

POWER

1
2

C284
SCD1U10V2KX-4GP

POWER

C280
SCD1U10V2KX-4GP

SB 1202

C276

SCD1U10V2KX-4GP

UMA

C273

SCD1U10V2KX-4GP

UMA

C277

SC1U10V3ZY-6GP

DY

C292

SC10U6D3V5MX-3GP

VCC SM

C281
SCD22U10V2KX-1GP

-1

TC18

SC4D7U6D3V3KX-GP

VCC GFX NCTF

C249

SC4D7U6D3V3KX-GP

SC4D7U6D3V3KX-GP

SC4D7U6D3V3KX-GP

SC4D7U6D3V3KX-GP

DY

C274

VCC_GFXCORE

-1

SC4D7U6D3V3KX-GP

VCC

1
2

1
2

1
2

1
2

1
2

1
2

ST330U2D5VBM-GP

Place on the Edge

SB 1202

SC1U10V3KX-3GP

C320

C340

1
2

SC1U10V3KX-3GP

1
2

C298

1
2

SCD22U10V2KX-1GP

SCD22U10V2KX-1GP

C329

C347

71.CNTIG.00U

C290
SCD1U10V2KX-4GP

AM32
AL32
AK32
AJ32
AH32
AG32
AE32
AC32
AA32
Y32
W32
U32
AM30
AL30
AK30
AH30
AG30
AF30
AE30
AC30
AB30
AA30
Y30
W30
V30
U30
AL29
AK29
AJ29
AH29
AG29
AE29
AC29
AA29
Y29
W29
V29
AL28
AK28
AL26
AK26
AK25
AK24
AK23

VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF
VCC_NCTF

CANTIGA-GM-GP-U-NF

VCC_SM_LF
VCC_SM_LF
VCC_SM_LF
VCC_SM_LF
VCC_SM_LF
VCC_SM_LF
VCC_SM_LF

AV44 SM_LF1_GMCH
BA37 SM_LF2_GMCH
AM40 SM_LF3_GMCH
AV21 SM_LF4_GMCH
AY5 SM_LF5_GMCH
AM10 SM_LF6_GMCH
BB13 SM_LF7_GMCH
C350
SCD1U10V2KX-4GP

VCC SM LF

VCC GFX

C348

SC4D7U6D3V3KX-GP

DY

C308

SC4D7U6D3V3KX-GP

DY

80.3371V.12L

C323

SC4D7U6D3V3KX-GP

C349

TC22

SC4D7U6D3V3KX-GP

DY

C359

1D5V_S3

C367

1D05V_S0

VCC NCTF

FOR VCC SM
C361

SCD1U10V2KX-4GP

U60(ISL6263ACRZ-T-GP) place near Cantiga

C287

Coupling CAP 370 mils from the Edge

SCD1U10V2KX-4GP

71.CNTIG.00U

DY

SCD1U10V2KX-4GP

VCC_AXG_SENSE
VSS_AXG_SENSE
CANTIGA-GM-GP-U-NF

C291

SC4D7U6D3V3KX-GP

AJ14
AH14

2
0R5J-1-GP

SCD47U16V3ZY-3GP

VCC_AXG_SENSE
VSS_AXG_SENSE

1
R439

SC4D7U6D3V3KX-GP

VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG
VCC_AXG

6 OF 10

NB1F

FOR VCC CORE

2
0R5J-1-GP

DIS

SC4D7U6D3V3KX-GP

Y26
AE25
AB25
AA25
AE24
AC24
AA24
Y24
AE23
AC23
AB23
AA23
AJ21
AG21
AE21
AC21
AA21
Y21
AH20
AF20
AE20
AC20
AB20
AA20
T17
T16
AM15
AL15
AE15
AJ15
AH15
AG15
AF15
AB15
AA15
Y15
V15
U15
AN14
AM14
U14
T14

1D05V_S0

DIS
1
R438

SC4D7U6D3V3KX-GP

VCC_GFXCORE

W28
V28
W26
V26
W25
V25
W24
V24
W23
V23
AM21
AL21
AK21
W21
V21
U21
AM20
AK20
W20
U20
AM19
AL19
AK19
AJ19
AH19
AG19
AF19
AE19
AB19
AA19
Y19
W19
V19
U19
AM17
AK17
AH17
AG17
AF17
AE17
AC17
AB17
Y17
W17
V17
AM16
AL16
AK16
AJ16
AH16
AG16
AF16
AE16
AC16
AB16
AA16
Y16
W16
V16
U16

SC4D7U6D3V3KX-GP

VCC_SM/NC
VCC_SM/NC
VCC_SM/NC
VCC_SM/NC
VCC_SM/NC
VCC_SM/NC
VCC_SM/NC

VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF
VCC_AXG_NCTF

SC4D7U6D3V3KX-GP

VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM
VCC_SM

ST220U2D5VBM-2GP

BA36
BB24
BD16
BB21
AW16
AW13
AT13

46 VCC_AXG_SENSE
46 VSS_AXG_SENSE

NB1G

AP33
AN33
BH32
BG32
BF32
BD32
BC32
BB32
BA32
AY32
AW32
AV32
AU32
AT32
AR32
AP32
AN32
BH31
BG31
BF31
BG30
BH29
BG29
BF29
BD29
BC29
BB29
BA29
AY29
AW29
AV29
AU29
AT29
AR29
AP29

VCC_GFXCORE

7 OF 10

place near Cantiga

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

Cantiga (4 of 6)
Size

Document Number

Rev

SB

JV50
Date:
5

Thursday, January 08, 2009

Sheet
1

of

60

C263
SCD1U10V2KX-4GP

C268
SCD47U6D3V2KX-GP

C670
SC4D7U6D3V3KX-GP

C662
SC2D2U6D3V3MX-1-GP
2
1

C267
SC4D7U6D3V3KX-GP
2
1

A PEG
A SM

1
2

1
2

1
2

1D05V_S0

DY

C722

DY

1
2

C732

DY

SB 1202

1
2

DY
1

1
1

DY

1
2

C675

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SC4D7U6D3V3KX-GP

UMA

R167
0R2J-2-GP

C620
SCD47U6D3V2KX-GP

VTTLF1
VTTLF2
VTTLF3

CANTIGA-GM-GP-U-NF

C186

DY

456mA

C650
SCD47U6D3V2KX-GP

A8
L1
AB2

1D05V_S0

AH48
AF48
AH47
AG47

C739

C283

C676
SCD47U6D3V2KX-GP

VTTLF

VTTLF
VTTLF
VTTLF

UMA

1782mA
2

HV
DMI

VCC_DMI
VCC_DMI
VCC_DMI
VCC_DMI

1
2

AXF
SM CK

A CK

TV

PEG

V48
U48
V47
U47
U46

1
2

VCCD_LVDS
VCCD_LVDS

71.CNTIG.00U
SB 1202

C175
SC4D7U6D3V3KX-GP

1
2

UMA

HDA

1
2

DIS

D TV/CRT

1
2

1
2

1
2

2
1
2

UMA

1
2

1
2

60.3mA

106mA

C712

M38
L37

1D8V_SUS_DLVDS
C235

VCCD_PEG_PLL

C35
B35
A35

2 R396
1
0R0603-PAD
R398
0R2J-2-GP

SC10U6D3V5MX-3GP

C690

50mA

VCCD_HPLL

VCC_PEG
VCC_PEG
VCC_PEG
VCC_PEG
VCC_PEG

3D3V_HV_S0

K47

1D8V_NB_S0

119mA

SC10U6D3V5MX-3GP

VCCD_QDAC

AA47

VCC_HV
VCC_HV
VCC_HV

1D8V_TXLVDS_S0

DY

SCD1U10V2KX-4GP
C678

VCCD_TVDAC

L28

LVDS

1
2

VCC_HDA

M25

1D05V_RUN_PEGPLL

SCD1U10V2KX-4GP

UMA

1D5V_S3

SC10U6D3V5MX-3GP

157.2mA

1 R153
2
0R0603-PAD

C188

A32

AF1

1D8V_NB_S0

R159
SCD1U10V2KX-4GP

SCD01U16V2KX-3GP

1
2

1
2

1
2

1
2

1
2

1
2

1
2
1
2

SB 1202

SC1U10V3KX-3GP
C634

VCCA_TV_DAC
VCCA_TV_DAC

BF21
BH20
BG20
BF20

C758

SCD1U10V2KX-4GP

UMA

SC4D7U6D3V3KX-GP

VCC_TX_LVDS

B24
A24

1D5VRUN_QDAC

VCC_SM_CK
VCC_SM_CK
VCC_SM_CK
VCC_SM_CK

C751

SC10U6D3V5MX-3GP

C174

1D5VRUN_TVDAC

SCD1U10V2KX-4GP

74.G1117.B3C
UMA

C100

2 R448
1
0R0603-PAD

SC1KP50V2KX-1GP
C635

C715

0R2J-2-GP

G1117-18T63UF-GP

200mA

B22
B21
A21

SC4D7U6D3V3KX-GP

DY

VCC_AXF
VCC_AXF
VCC_AXF

SC4D7U6D3V3KX-GP

VCCA_SM_CK
VCCA_SM_CK
VCCA_SM_CK
VCCA_SM_CK
VCCA_SM_CK
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF
VCCA_SM_CK_NCTF

R383
0R2J-2-GP

1D5VRUN_QDAC
1
2
PBY160808T-181Y-GP

58.7mA
SCD1U10V2KX-4GP

SCD01U16V2KX-3GP

C243

DY

1
2

3D3V_S0
1D8V_NB_S0
C119

SC1U10V2ZY-GP

DY

3
2
1

VIN
VOUT
GND

SC1U10V2ZY-GP

DY

C272

SC4D7U6D3V3KX-GP

POWER

C251

SCD1U10V2KX-4GP
C750

SCD1U10V2KX-4GP
3D3V_S0_DAC_1

VCC_HDA

1 R375
2
0R0603-PAD
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP

1D5VRUN_TVDAC

UMA

I=1A

U12
C616

1D5V_SUS_SM_CK
AP28
AN28
AP25
AN25
AN24
AM28
AM26
AM25
AL25
AM24
AL24
AM23
AL23

2 R386
1
0R2J-2-GP DY

C691
SCD1U10V2KX-4GP

C247

1D05V_S0

322mA
SC4D7U6D3V3KX-GP

SC1U10V3KX-3GP

C305

SC1U10V3KX-3GP

DY

C293

1D5V_S0

UMA

UMA

VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM
VCCA_SM

1 R377
2
0R0603-PAD

1D05V_SUS_MCH_PLL2

180ohm 100MHz

SC4D7U6D3V3KX-GP

DY

C313

3D3V_S0_DAC

1D5V_S0

UMA

C309

DY

C205

SB 1202

DY

SC2D2U6D3V3MX-1-GP

139.2mA
C697
SCD1U10V2KX-4GP

C295

SC4D7U6D3V3KX-GP

220ohm 100MHz

DY

83.BAT54.D81

1D05V_SM_CK
C294

SC4D7U6D3V3KX-GP

2 R202
1
0R0603-PAD

24mA

1D05V_RUN_PEGPLL

68.00217.521

C306

AR20
AP20
AN20
AR17
AP17
AN17
AT16
AR16
AP16

3D3V_HV_S0

1 R376
2
0R0603-PAD

1
R106
10R2J-2-GP

1D05V_S0
C692
SCD1U10V2KX-4GP

L20
2
FCM1608CF-221T02-GP

C752

SC4D7U6D3V3KX-GP

C754

SC4D7U6D3V3KX-GP

DY

SC4D7U6D3V3KX-GP

1D05V_S0

C753

VCCA_PEG_PLL

1D05V_HV_S0 2

2
BAT54-5-GP

SC1U10V3KX-3GP

1D05V_SM

C755

VCCA_PEG_BG

50mAAA48
1D05V_RUN_PEGPLL

1D05V_S0

SC4D7U6D3V3KX-GP

2nd = 68.00248.061

AD48

C704
SCD1U10V2KX-4GP

DY

M_VCCA_MPLL
C694

DY

VCCA_PEG_BG

3D3V_S0
3

VSSA_LVDS

D5
1

A LVDS

VCCA_LVDS

DY

1D05V_S0

J48

VCCA_MPLL

852mA
1

VCCA_HPLL

U13
T13
U12
T12
U11
T11
U10
T10
U9
T9
U8
T8
U7
T7
U6
T6
U5
T5
V3
U3
V2
U2
T2
V1
U1

C621
SCD1U10V2KX-4GP

VTT

CRT
PLL

AE1

VCCA_DPLLB

VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT

C250
SC4D7U6D3V3KX-GP
2
1

1
2

AD1

M_VCCA_MPLL

J47

2 R447
1
0R0603-PAD

SC4D7U6D3V3KX-GP
SC10U6D3V5MX-3GP

FCM1608KF-1-GP
1
2
L21

68.00206.041

1
2
1
2

1
2

R400
0R2J-2-GP

24mA
C687

VCCA_DPLLA

L48

M_VCCA_HPLL

13.2mA

UMA

M_VCCA_HPLL

2nd = 68.00248.061

L6

M_VCCA_DPLLB

VCCA_DAC_BG
VSSA_DAC_BG

F47

1D8V_TXLVDS_S0

2
1

C644

1D05V_SUS_MCH_PLL2

1 R156
2
0R0603-PAD

DY

SB 1208

VCCA_CRT_DAC
VCCA_CRT_DAC

A25
B25

M_VCCA_DPLLA

1 R421
2
0R0603-PAD

DY

M_VCCA_DAC_BG

R168
0R2J-2-GP

C636
SC27P50V2JN-2-GP

1
2

DY

FCM1608KF-1-GP
1
2
L22

B27
A26

DY

M_VCCA_DPLLB

C642

120ohm 100MHz

8 OF 10

NB1H

R379
0R2J-2-GP

1D5V_S0

480mA
R430
0R0603-PAD

SCD01U16V2KX-3GP

DY

1
2

R390
0R2J-2-GP

UMA

UMA DY

SCD1U10V2KX-4GP

SC10U6D3V5MX-3GP

1D05V_S0

SCD1U10V2KX-4GP

SC10U6D3V5MX-3GP

65mA

C624

C207

UMA

M_VCCA_DPLLA
C622

5mA
1

1 R374
2
0R0603-PADC625

SCD1U10V2KX-4GP

1
2

1
2

1
2

65mA

UMA

3D3V_S0_DAC

1D05V_S0

SCD1U10V2KX-4GP

UMA

2 R399
1
0R0603-PAD

SCD01U16V2KX-3GP

UMA

UMA

3D3V_CRTDAC_S0

C617

UMA

SC22U6D3V5MX-2GP

BC1

74.09091.J3F

2 R371
1
0R0603-PAD

C206

C141

NC#4

G9091-330T11U-GP
BC2

73mA

2 R378
1
0R0603-PAD
5

VOUT

SC1U16V3ZY-GP

SC1U16V3ZY-GP

VIN
GND
EN

1D05V_S0

3D3V_S0_DAC

U13
1
2
3

3D3V_S0_DAC

Imax = 300 mA
UMA

5V_S0

Title

Cantiga (5 of 6)
Size

Document Number

Rev

SB

JV50
Date:
5

Thursday, January 08, 2009

Sheet
1

10

of

60

BA16
AU16
AN16
N16
K16
G16
E16
BG15
AC15
W15
A15
BG14
AA14
C14
BG13
BC13
BA13
AN13
AJ13
AE13
N13
L13
G13
E13
BF12
AV12
AT12
AM12
AA12
J12
A12
BD11
BB11
AY11
AN11
AH11
Y11
N11
G11
C11
BG10
AV10
AT10
AJ10
AE10
AA10
M10
BF9
BC9
AN9
AM9
AD9
G9
B9
BH8
BB8
AV8
AT8

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS NCTF

VSS

BG21
L12
AW21
AU21
AP21
AN21
AH21
AF21
AB21
R21
M21
J21
G21
BC20
BA20
AW20
AT20
AJ20
AG20
Y20
N20
K20
F20
C20
A20
BG19
A18
BG17
BC17
AW17
AT17
R17
M17
H17
C17

AM36
AE36
P36
L36
J36
F36
B36
AH35
AA35
Y35
U35
T35
BF34
AM34
AJ34
AF34
AE34
W34
B34
A34
BG33
BC33
BA33
AV33
AR33
AL33
AH33
AB33
P33
L33
H33
N32
K32
F32
C32
A31
AN29
T29
N29
K29
H29
F29
A29
BG28
BD28
BA28
AV28
AT28
AR28
AJ28
AG28
AE28
AB28
Y28
P28
K28
H28
F28
C28
BF26
AH26
AF26
AB26
AA26
C26
B26
BH25
BD25
BB25
AV25
AR25
AJ25
AC25
Y25
N25
L25
J25
G25
E25
BF24
AD12
AY24
AT24
AJ24
AH24
AF24
AB24
R24
L24
K24
J24
G24
F24
E24
BH23
AG23
Y23
B23
A23
AJ6

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

NCTF TEST PIN:


A3,C1,A48,BH1,BH48

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

10 OF 10

NB1J

VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF
VSS_NCTF

NCTF_VSS_SCB#BH48
NCTF_VSS_SCB#BH1
NCTF_VSS_SCB#A48
NCTF_VSS_SCB#C1
NCTF_VSS_SCB#A3

NC

AU48
AR48
AL48
BB47
AW47
AN47
AJ47
AF47
AD47
AB47
Y47
T47
N47
L47
G47
BD46
BA46
AY46
AV46
AR46
AM46
V46
R46
P46
H46
F46
BF44
AH44
AD44
AA44
Y44
U44
T44
M44
F44
BC43
AV43
AU43
AM43
J43
C43
BG42
AY42
AT42
AN42
AJ42
AE42
N42
L42
BD41
AU41
AM41
AH41
AD41
AA41
Y41
U41
T41
M41
G41
B41
BG40
BB40
AV40
AN40
H40
E40
AT39
AM39
AJ39
AE39
N39
L39
B39
BH38
BC38
BA38
AU38
AH38
AD38
AA38
Y38
U38
T38
J38
F38
C38
BF37
BB37
AW37
AT37
AN37
AJ37
H37
C37
BG36
BD36
AK15
AU36

9 OF 10

NB1I

VSS SCB

NC#E1
NC#D2
NC#C3
NC#B4
NC#A5
NC#A6
NC#A43
NC#A44
NC#B45
NC#C46
NC#D47
NC#B47
NC#A46
NC#F48
NC#E48
NC#C48
NC#B48

AH8
Y8
L8
E8
B8
AY7
AU7
AN7
AJ7
AE7
AA7
N7
J7
BG6
BD6
AV6
AT6
AM6
M6
C6
BA5
AH5
AD5
Y5
L5
J5
H5
F5
BE4

BC3
AV3
AL3
R3
P3
F3
BA2
AW2
AU2
AR2
AP2
AJ2
AH2
AF2
AE2
AD2
AC2
Y2
M2
K2
AM1
AA1
P1
H1

U24
U28
U25
U29
AF32
AB32
V32
AJ30
AM29
AF29
AB29
U26
U23
AL20
V20
AC19
AL17
AJ17
AA17
U17

BH48 NCTF_VSS_SCB#BH48
BH1 NCTF_VSS_SCB#BH1
A48 NCTF_VSS_SCB#A48
C1 NCTF_VSS_SCB#C1
NCTF_VSS_SCB#A3
A3

1
1
1
1
1

TP201
TP202
TP188
TP190
TP187

TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP

E1
D2
C3
B4
A5
A6
A43
A44
B45
C46
D47
B47
A46
F48
E48
C48
B48

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CANTIGA-GM-GP-U-NF
CANTIGA-GM-GP-U-NF

71.CNTIG.00U

Title

71.CNTIG.00U

Cantiga (6 of 6)
Size

Document Number

Rev

SB

JV50
Date:
5

Thursday, January 08, 2009

Sheet
1

11

of

60

C386
1
2

SB 1202

RTC_X1

RTC_AUX_S5

J3
J1

LDRQ0#
3D3V_LDRQ1_S0

1
1

35,36,51

2 GLAN_COMP
24D9R2F-L-GP

D13
D12
E13
B10
B28
B27

ACZ_BIT_CLK
ACZ_SYNC_R

AF6
AH4

ACZ_RST#_R

AE7

ACZ_SDATAIN0
ACZ_SDATAIN1
ACZ_SDIN2
ACZ_SDIN3

AF4
AG4
AH3
AE5

ACZ_SDATAOUT_R

AG5

1HDA_DOCK_RST#

AG7
AE8
AG8

MEDIA_LED#

HDD

21
21
21
21

SATA_RXN0
SATA_RXP0
SATA_TXN0
SATA_TXP0

AJ16
AH16
AF17
AG17

ODD

22
22
22
22

SATA_RXN1
SATA_RXP1
SATA_TXN1
SATA_TXP1

AH13
AJ13
AG14
AF14

HDMI_EN

R413
56R2J-4-GP

TP200 TPAD14-GP
TP144 TPAD14-GP

LAN_TXD0
LAN_TXD1
LAN_TXD2
GLAN_DOCK#/GPIO56

DPRSTP#
DPSLP#
FERR#
CPUPWRGD
IGNNE#
INIT#
INTR
RCIN#

GLAN_COMPI
GLAN_COMPO

NMI
SMI#

HDA_BIT_CLK
HDA_SYNC

STPCLK#
HDA_RST#
THRMTRIP#
HDA_SDIN0
HDA_SDIN1
HDA_SDIN2
HDA_SDIN3
HDA_SDOUT

HDA_DOCK_EN#/GPIO33
HDA_DOCK_RST#/GPIO34
SATALED#
SATA0RXN
SATA0RXP
SATA0TXN
SATA0TXP
SATA1RXN
SATA1RXP
SATA1TXN
SATA1TXP

PECI
SATA4RXN
SATA4RXP
SATA4TXN
SATA4TXP
SATA5RXN
SATA5RXP
SATA5TXN
SATA5TXP
SATA_CLKN
SATA_CLKP
SATARBIAS#
SATARBIAS

AD22

H_DPRSTP# 4,7,41
H_DPSLP# 4

DY

H_PWRGD

H_PWRGD

4,39,51

AF25

H_IGNNE#

AE22
AG25
L3

H_INIT# 4
H_INTR 4
KBRCIN# 35

RN71
4
3

1
R410

TP195 TPAD14-GP

DY

DY

2
54D9R2F-L1-GP

PM_THRMTRIP-A# 4,7,39
Layout note: R373 needs to placed
within 2" of ICH9, R379 must be
placed within 2" of R373 w/o stub

DY
C673

AH11
AJ11
AG12
AF12

DY

AH9
AJ9
AE10
AF10

modify by RF

AH18
AJ18
AJ7
AH7

C706

1
2
56R2J-4-GP

H_THERMTRIP_R
ICH_TP8

C683

R411

H_STPCLK# 4

AG26

DY

1D05V_S0

H_NMI 4
H_SMI# 4

AH27

AG27

H_FERR#

SRN56J-4-GP

modify by RF

AF23
AF24

R424
56R2J-4-GP

H_DPRSTP#
H_PWRGD

1
2

H_FERR#_R

CLK_PCIE_SATA#
CLK_PCIE_SATA

3
3

SATARBIAS
2
24D9R2F-L-GP

1
R194
B

Place within 500 mils of


ICH9 ball

ICH9M-GP-NF
R217
10KR2J-3-GP

AJ26

H_DPRSTP#

1D05V_S0

LAN_RXD0
LAN_RXD1
LAN_RXD2

AJ25
AE23

KA20GATE 35
H_A20M# 4

LAN_RSTSYNC

N7
AJ27

A20GATE
A20M#

LDRQ0#
LDRQ1#/GPIO23

GLAN_CLK

1D05V_S0

1D05V_S0

LPC_LFRAME#

SC47P50V2JN-3GP

TPAD14-GP TP197

FWH4/LFRAME#

ACZ_SDATAIN0
ACZ_SDATAIN1
ACZ_SDIN2
ACZ_SDIN3

7 ACZ_SDATAOUT_R

1D05V_S0

71.ICH9M.00U

3D3V_S0
2
1

K3

35,36,51
35,36,51
35,36,51
35,36,51

1
2

7 ACZ_RST#_R

LPC_LAD0
LPC_LAD1
LPC_LAD2
LPC_LAD3

SC47P50V2JN-3GP

7 ACZ_BIT_CLK
7 ACZ_SYNC_R

R218
10KR2J-3-GP

K5
K4
L6
K2

SC47P50V2JN-3GP

GLAN_COMP place
within 500 mil of ICH9M

1
R213

38

C13
F14
G13
D14

DY

3D3V_S5

INTVRMEN
LAN100_SLP

FWH0/LAD0
FWH1/LAD1
FWH2/LAD2
FWH3/LAD3

1TP_LAN_RSTSYNC

TPAD14-GP TP204

HDMI_EN

27
30
52
7

RTCRST#
SRTCRST#
INTRUDER#

LAN / GLAN
CPU

E25

modify by RF

SC47P50V2JN-3GP

B22
A22

RTCX1
RTCX2

INTVRMEN

close to SB1

C381

A25
F20
C22

C396

1D5V_S0
C

C23
C24

RTC_RST#
SRTC_RST#
INTRUDER#

IHDA

R230
C397
1MR2J-1-GP

RTC_X2

RTC
LPC

SC7P50V2DN-2GP

SATA

G17

1 OF 6

SB1A

3
4
2
SC1U16V3ZY-GP

62.70001.011

SB 1202
C385
1
2

SC1U16V3ZY-GP

BAT-CON2-1-GP-U

RN39
SRN20KJ-GP-U
2
1
1

2
1KR2J-1-GP
2

1
R228

C402

GAP-OPEN

RTC_BAT
1
2
NP1
NP2

PWR
GND
NP1
NP2

BAS40CW-GP

RTC_BAT_R

R215
10MR2J-L-GP

82.30001.841

SC1U16V3ZY-GP

RTC1

X4
X-32D768KHZ-40GPU

D12
2

3D3V_AUX_S5

SC7P50V2DN-2GP

DY

DY

3
4

RN70
SRN10KJ-5-GP

H_INIT#_G
RN37
30
30
30
30

2 MEDIA_LED#

10KR2J-3-GP

ACZ_BTCLK_MDC
SC12P50V2JN-3GP
ACZ_BITCLK_AUDIO
SC22P50V3JN-GP
2 ACZ_BITCLK_GPU
SC22P50V3JN-GP

1
EC22DY
1
EC45DY
1
EC46DY

INTVRMEN

integrated VccSus1_05,VccSus1_5,VccCL1_5

INTVRMEN

27
27
27
27

ACZ_BITCLK_AUDIO
ACZ_SYNC_AUDIO
ACZ_RST#_AUDIO
ACZ_SDATAOUT_AUDIO

High=Enable

Low=Disable

52
52
52
52

ACZ_BITCLK_GPU
ACZ_SYNC_GPU
ACZ_RST#_GPU
ACZ_SDATAOUT_GPU

High=Enable

DY
H_INIT#

C FWH_INIT#

1
2
3
4

ACZ_BIT_CLK
ACZ_SYNC_R
ACZ_RST#_R
ACZ_SDATAOUT_R

1
2
3
4

SRN33J-4-GP
RN69
8
7
6
5

ACZ_BIT_CLK
ACZ_SYNC_R
ACZ_RST#_R
ACZ_SDATAOUT_R

JV50
A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

DIS

Size

Low=Disable

TP116 TPAD14-GP

84.T3904.C11

Date:
5

Q14
MMBT3904-4-GP

SRN33J-4-GP

integrated VccLan1_05VccCL1_05

LAN100_SLP

ACZ_BIT_CLK
ACZ_SYNC_R
ACZ_RST#_R
ACZ_SDATAOUT_R

SRN33J-4-GP
RN68
8
7
6
5

R229
330KR2F-L-GP

8
7
6
5

RTC_AUX_S5

1
2
3
4

ACZ_BTCLK_MDC
ACZ_SYNC_MDC
ACZ_RST#_MDC
ACZ_SDATAOUT_MDC

R414
3D3V_S0

Document Number

ICH9-M (1 of 4)
JV50

Thursday, January 08, 2009

Rev

SB
Sheet
1

12

of

60

SB1C

3 OF 6

H4
K6
F2
G2

INT_PIRQE#
INT_PIRQF#
INT_PIRQG#
INT_PIRQH#

G78

TPAD14-GP TP196
TPAD14-GP TP122

SATACLKREQ#
TPAD14-GP TP198
TPAD14-GP TP194

ICH9M-GP-NF
C

71.ICH9M.00U

27
ACZ_SPKR
7 MCH_ICH_SYNC#
TPAD14-GP TP205

SST

AG19
AH21
AG21
A21
C12
C21
PSW_CLR#
AE18
K1
1ICH9_GPIO20
AF8
1CLK_SEL1
AJ22
A9
D19
SATACLKREQ#
L1
1PCB_VER0_SB AE19
1PCB_VER1_SB AG22
MIC_SEL_1
AF21
AH24
NO_iTPM
A8

TACH1/GPIO1
TACH2/GPIO6
TACH3/GPIO7
GPIO8
LAN_PHY_PWR_CTRL/GPIO12
ENERGY_DETECT/GPIO13
TACH0/GPIO17
GPIO18
GPIO20
SCLOCK/GPIO22
GPIO27
GPIO28
SATACLKREQ#/GPIO35
SLOAD/GPIO38
SDATAOUT0/GPIO39
SDATAOUT1/GPIO48
GPIO49
GPIO57/CLGPIO5
SPKR
MCH_SYNC#
TP3
PWM0
PWM1
PWM2

PWRBTN#
LAN_RST#
RSMRST#

PWROK

M2

PM_DPRSLPVR_1

B13

PM_BATLOW#_R

R3

PWRBTN#_ICH

7,34

R211 2
100R2J-2-GP
1
R212 1
2DY
100KR2J-1-GP
D8
BAS16-1-GP
1

D20

R6

PWROK

3D3V_S0

7,34

TP148 TPAD14-GP

PM_SLP_M# 1

F24
B19

CL_CLK0

F22
C19

CL_DATA0

R226
3K24R2F-GP

7
7

CL_VREF0_ICH

C25
A19

CL_RST0#
CL_RST1#

F21
D18

CL_RST#0

A16 ICH_GPIO24 1
C18 SUSPWRACK
C11 AC_PRESENT
ICH_GPIO9 1
C20

TP153 TPAD14-GP

R220

SMB

ICH9M-GP-NF

35,51

CL_VREF0
CL_VREF1

GPIO24/MEM_LED
GPIO10/SUS_PWR_ACK
GPIO14/AC_PRESENT
GPIO9/WOL_EN

PM_PWRBTN#

7,41

2
CLK_PWRGD

B16

PM_DPRSLPVR

83.00016.B11

RSMRST#_SB

D22
R5

CL_CLK0
CL_CLK1

TP207 TPAD14-GP

G20

CLPWROK

CL_DATA0
CL_DATA1

PM_SLP_S3# 32,34,35,39,43,46
PM_SLP_S4# 32,35,39,43,44
TP203 TPAD14-GP

C10 S4_STATE#1

CK_PWRGD

SLP_M#

34

71.ICH9M.00U

R227
453R2F-1-GP

TP206 TPAD14-GP

100KR2J-1-GP

M7
AJ24
B21
AH20
AJ20
AJ21

1ICH_TP3

GPIO49 should be pulled down to


GND only when using Teenah. When
using Cantiga, this ball should
be left as No Connect.

BATLOW#

C16
E16
G17 PM_SLP_S5#
1

SRN10KJ-6-GP

3
3

EC_TMR
ECSCI#_1
ECSWI#

35

PIRQE#/GPIO2
PIRQF#/GPIO3
PIRQG#/GPIO4
PIRQH#/GPIO5

35
35

VRMPWRGD

A20

DPRSLPVR/GPIO16

PM_SUS_CLK

Interrupt I/F

DY

R404

WAKE#
SERIRQ
THRM#

PWROK

CLK_ICH14
CLK48_ICH

P1

PCLK_ICH

1
DY 2 ICH_TP7
0R2J-2-GP
R221
TPAD14-GP TP193
1FP_ID

PLT_RST1# 7,25,31,32,33,35,36,51,52
2
SC100P50V2JN-3GP

CLKRUN#

D21

34,41 VGATE_PWRGD

1
C388

STP_PCI#
STP_CPU#

E20
M5
AJ23

25,32 PCIE_WAKE#
35 INT_SERIRQ
34
THRM#

3D3V_S0

S4_STATE#/GPIO26

H1
AF3

C14
D4
R2

PLT_RST#_R 1
2
R216
0R0402-PAD

SMBALERT#/GPIO11

L4

35 PM_CLKRUN#

PCI_DEVSEL#
PCI_PERR#
PCI_LOCK#
PCI_SERR#
PCI_STOP#
PCI_TRDY#
PCI_FRAME#

SLP_S3#
SLP_S4#
SLP_S5#

PMSYNC#/GPIO0

A17
A14
E19

PM_STPPCI#
PM_STPCPU#

CLK14
CLK48

4
3
2
1

3
3

PCI_IRDY#

SB 1202

PIRQA#
PIRQB#
PIRQC#
PIRQD#

M6

PM_SYNC#
SMB_ALERT#

D3
E3
R1
C6
E4
C2
J4
A4
F5
D7

SUS_STAT#/LPCPD#
SYS_RESET#

5
6
7
8

C409
SCD1U10V2KX-4GP
2

SUSCLK

RI#

D8
B4
D6
A5

F19

1PM_SUS_STAT# R4
DBRESET#
G19

SATA0GP
SATA1GP
ICH_GPIO36
ICH_GPIO37

AH23
AF19
AE21
AD20

PM_RI#
TPAD14-GP TP199

PCI_REQ#3

SATA
GPIO

PCI_REQ#2

SATA0GP/GPIO21
SATA1GP/GPIO19
SATA4GP/GPIO36
SATA5GP/GPIO37

SYS GPIO
Power MGT

PLTRST#
PCICLK
PME#

PCI_REQ#1

SMBCLK
SMBDATA
LINKALERT#/GPIO60/CLGPIO4
SMLINK0
SMLINK1

MISC
GPIO
Controller Link

IRDY#
PAR
PCIRST#
DEVSEL#
PERR#
PLOCK#
SERR#
STOP#
TRDY#
FRAME#

PCI_REQ#0

C/BE0#
C/BE1#
C/BE2#
C/BE3#

F1
G4
B6
A7
F13
F12
E6
F6

GAP-OPEN

J5
E1
J6
C4

REQ0#
GNT0#
REQ1#/GPIO50
GNT1#/GPIO51
REQ2#/GPIO52
GNT2#/GPIO53
REQ3#/GPIO54
GNT3#/GPIO55

10KR2J-3-GP

INT_PIRQA#
INT_PIRQB#
INT_PIRQC#
INT_PIRQD#

PCI

G16
A13
SMB_LINK_ALERT# E17
C17
B18

SMB_CLK
SMB_DATA

PCI_GNT#0 and SPI_CS1#


have weak internal Pull up

AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
AD16
AD17
AD18
AD19
AD20
AD21
AD22
AD23
AD24
AD25
AD26
AD27
AD28
AD29
AD30
AD31

15,25,32,33
15,25,32,33

D11
C8
D9
E12
E9
C9
E10
B7
C7
C5
G11
F8
F11
E7
A3
D2
F10
D5
D10
B3
F7
C3
F3
F4
C1
G7
H7
D1
G5
H6
G1
H3

2 OF 6

Clocks

RN72
SB1B

3D3V_S5
SB1D

4 OF 6

TXN2
TXP2

L29
L28
M27
M26

PERN2
PERP2
PETN2
PETP2

TXN3
TXP3

J29
J28
K27
K26

MINICARD1
PCIE_RXN3
PCIE_RXP3
PCIE_TXN3
PCIE_TXP3

C377
C375

SCD1U10V2KX-5GP 2
SCD1U10V2KX-5GP 2

1
1

G29
G28
H27
H26

MINICARD2
32
32
32
32

PCIE_RXN5
PCIE_RXP5
PCIE_TXN5
PCIE_TXP5

C378
C380

SCD1U10V2KX-5GP 2
SCD1U10V2KX-5GP 2

1 TXN5
NEW
1 TXP5
NEW

NEW CARD

SPI_ICH_CS1#

USB_OC#0
USB_OC#1
USB_OC#3

These R need close SB


within 600 mils

2
R415

USB_RBIAS_PN
1
22D6R2F-L1-GP

PERN4
PERP4
PETN4
PETP4

E29
E28
F27
F26

PERN5
PERP5
PETN5
PETP5

C29
C28
D27
D26

PERN6/GLAN_RXN
PERP6/GLAN_RXP
PETN6/GLAN_TXN
PETP6/GLAN_TXP

D23
D24
F23
D25
E23

24
USB_OC#0
24,51 USB_OC#1

PERN3
PERP3
PETN3
PETP3

N4
N5
N6
P6
M1
N2
M4
M3
N3
N1
P5
P3
AG2
AG1

DMI1RXN
DMI1RXP
DMI1TXN
DMI1TXP

Y27
Y26
W29
W28

DMI_RXN1 7
DMI_RXP1 7
DMI_TXN1 7
DMI_TXP1 7

DMI2RXN
DMI2RXP
DMI2TXN
DMI2TXP

AB27
AB26
AA29
AA28

DMI_RXN2 7
DMI_RXP2 7
DMI_TXN2 7
DMI_TXP2 7

AD27
AD26
AC29
AC28

DMI_RXN3 7
DMI_RXP3 7
DMI_TXN3 7
DMI_TXP3 7

T26
T25

CLK_PCIE_ICH#
CLK_PCIE_ICH

AF29
AF28

DMI_IRCOMP_R

DMI3RXN
DMI3RXP
DMI3TXN
DMI3TXP

DMI_CLKN
DMI_CLKP

DMI_ZCOMP
DMI_IRCOMP

USBP0N
USBP0P
USBP1N
USBP1P
SPI_CLK
USBP2N
SPI_CS0#
USBP2P
SPI_CS1#/GPIO58/CLGPIO6 USBP3N
USBP3P
SPI_MOSI
USBP4N
SPI_MISO
USBP4P
USBP5N
OC0#/GPIO59
USBP5P
OC1#/GPIO40
USBP6N
OC2#/GPIO41
USBP6P
OC3#/GPIO42
USBP7N
OC4#/GPIO43
USBP7P
OC5#/GPIO29
USBP8N
OC6#/GPIO30
USBP8P
OC7#/GPIO31
USBP9N
OC8#/GPIO44
USBP9P
OC9#/GPIO45
USBP10N
OC10#/GPIO46
USBP10P
OC11#/GPIO47
USBP11N
USBP11P
USBRBIAS
USBRBIAS#

USB

AC5
AC4
AD3
AD2
AC1
AC2
AA5
AA4
AB2
AB3
AA1
AA2
W5
W4
Y3
Y2
W1
W2
V2
V3
U5
U4
U1
U2

3D3V_S5

USBPN0
USBPP0
USBPN1
USBPP1
USBPN2
USBPP2
USBPN3
USBPP3
USBPN4
USBPP4
USBPN5
USBPP5
USBPN6
USBPP6
USBPN7
USBPP7

24
24
24,51
24,51
24,51
24,51
33
33
18
18
32
32
37
37
23,51
23,51

USBPN9 24
USBPP9 24
USBPN10 33
USBPP10 33
USBPN11 31
USBPP11 31

10
3D3V_S5
9 DBRESET#
8 SMB_LINK_ALERT#
7 SUSPWRACK
6 SMB_ALERT#

1
2
3
4
5

3D3V_S0

INT_PIRQD#
PCI_LOCK#

3D3V_S0

INT_PIRQC#
INT_PIRQF#
INT_SERIRQ
PM_CLKRUN#

Device

1
2
3
4
5

3D3V_S0

10
9 PCI_REQ#2
8 PCI_DEVSEL#
7 PCI_REQ#1
6 PCI_STOP#

3D3V_S0

10
9
8
7
6

3D3V_S0

3D3V_S5

USB3

USB4

MINI1

CCD

New Card

Finger Print

Blue Tooth

NC

USB1

10

MINIC2

PCI_SERR#
INT_PIRQA#
INT_PIRQE#
ECSCI#_1

35 RSMRST#_KBC

2
2

DY

R224
100KR2J-1-GP

2
BAT54-5-GP

PCI_GNT#0

0
1
1

SPI_CS#1

BOOT BIOS Location

1
0
1

A16 swap override strap


1
R405
ACZ_SPKR
1
R434

RSMRST#_SB

BOOT BIOS Strap

3D3V_S0
MIC_SEL_1

AC_PRESENT

D11

83.BAT54.D81

No Reboot Strap
SPKR
LOW = Defaule
High=No Reboot

RN40
SRN10KJ-5-GP

DY

1 R222
2
0R2J-2-GP

SRN8K2J-2-GP-U

USB2

11

3D3V_S0

SRN8K2J-2-GP-U
RP2

USB
Pair

1
2
3
4
5

PCI_FRAME#
R417
24D9R2F-L-GP

INT_PIRQB#
PCI_PERR#
PCI_REQ#3
PCI_IRDY#

SRN8K2J-2-GP-U
RP4

1D5V_S0

1
2
3
4
SRN10KJ-6-GP

10
9
8
7
6

10KR2J-3-GP

PCI_GNT#3
1KR2J-1-GP

SPI
PCI
LPC(Default)

JV50

low = A16 swap override enable


high = default

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

RN38
NO_iTPM
PWROK

1
2

4
3

Cardreader

SPI_ICH_CS1# 1
R225

DY

Title
2
1KR2J-1-GP
Size

Document Number

ICH9-M (2 of 4)

SRN10KJ-5-GP

71.ICH9M.00U

Date:
4

8
7
6
5

SRN10KJ-L3-GP
RP3
PCI_TRDY#
INT_PIRQG#
PCI_REQ#0
INT_PIRQH#

ICH9M-GP-NF

RN73
USB_OC#0
USB_OC#1
USB_OC#3

1
2

1
1

3D3V_S5

1
2
3
4
5

4
3

SCD1U10V2KX-5GP 2
SCD1U10V2KX-5GP 2

PM_RI#
PM_BATLOW#_R
ECSWI#
PCIE_WAKE#

C369
C365

LAN

DMI_RXN0 7
DMI_RXP0 7
DMI_TXN0 7
DMI_TXP0 7

PCIE_RXN2
PCIE_RXP2
PCIE_TXN2
PCIE_TXP2

TXN1
TXP1

V27
V26
U29
U28

1
1

DMI0RXN
DMI0RXP
DMI0TXN
DMI0TXP

SCD1U10V2KX-5GP 2
SCD1U10V2KX-5GP 2

PERN1
PERP1
PETN1
PETP1

PCI-Express

33
33
33
33

C363
C360

N29
N28
P27
P26

SPI

33
33
33
33

PCIE_RXN1
PCIE_RXP1
PCIE_TXN1
PCIE_TXP1

Direct Media Interface

RP1
25
25
25
25

Thursday, January 08, 2009

Rev

SB

JV50

Sheet
1

13

of

60

3D3V_S0

1mA

A26

1
2

1
2

1
2

1
2

32mA

2 0R2J-2-GP

1D5V_S0

1R408

2 0R2J-2-GP

3D3V_S5

1R409

2 0R2J-2-GP

1D5V_S5

2
3D3V_S5

C669

UMA

C726

DY

3D3V_S0

C404

DY

C405

C406

VCCCL1D5V_INT_ICH
1

VCCCL1D05V_INT_ICH

G23

C327

C398

212mA3D3V_S5

G22

A24
B24

2
C730

C734

C743

1R402

T1
T2
T3
T4
T5
T6
U6
U7
V6
V7
W6
W7
Y6
Y7
T7

AF1

A18
D16
D17
E22

3D3V_S0

DIS

32mA

C408
SCD1U10V2KX-4GP

C407
SCD1U10V2KX-4GP

2 0R2J-2-GP

UMA

1
2
1

F18

1R403
C661

AD8 VCCSUS1D5V_INT_ICH

19mA

VCCLAN3_3
VCCLAN3_3

C738

DIS

AC8 TP_VCCSUS1D05V_ICH_1
F17

VCCCL3_3
VCCCL3_3

C717

1
2

1
2

1
2

1
2
1
2

VCCSUSHDA_ICH

VCCCL1_5

VCCHDA_ICH

DY

DY

VCCGLANPLL
VCCGLAN1_5
VCCGLAN1_5
VCCGLAN1_5
VCCGLAN1_5

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

VCCGLAN3_3

Title

ICH9-M (3 of 4)

ICH9M-GP-NF

Size

71.ICH9M.00U

Document Number

Rev

SB

JV50

SB 1202
4

1
2

1
2
1
2

CORE
VCCP_CORE
PCI

VCCCL1_05

C374

AJ3

1
2

DY

C721

VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3

VCCLAN1_05
VCCLAN1_05

1
2

AJ4

1
2

2
1
2

1
2

VCCPSUS

1
2

1
2

2
1
2

1
2

1
2

D28
D29
E26
E27

DY

SCD1U10V2KX-4GP

C395

1
1

1
2

2
1
2
1
2

DY

A27

VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A

3D3V_S0

C716

GLAN POWER

C718

C392
SC4D7U6D3V3KX-GP

SC4D7U6D3V3KX-GP

VCCLAN_1D05V_INT_ICHA10
A11
SCD1U10V2KX-4GP
A12
B12

1D5VGLANPLL_ICH
C393
SC4D7U6D3V3KX-GP

C719

SCD1U10V2KX-4GP

80mA

C394

VCCPUSB

2
1
2

1
2

1
2
1

A
K
1
2
A
K
1
2

23mA

1 R219
2
0R0603-PAD

VCCUSBPLL

C698

SCD1U10V2KX-4GP

C390

1D5V_S0

1D5V_S0

AA7
AB6
AB7
AC6
AC7

VCC3_3=308mA

SCD1U10V2KX-4GP

SC1U16V3ZY-GP

SCD1U10V2KX-4GP

C389

DY

VCC1_5_A
VCC1_5_A
VCC1_5_A

USB CORE

19mA in S0;78mA in S3/S4/S5

C682
SCD1U10V2KX-4GP

3D3V_S0

C700
SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

C720

AJ5

1D05V_S0

2mA

SCD1U10V2KX-4GP

USBPLL=11mA

VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3

VCC1_5_A
VCC1_5_A

DY

3D3V_S0

AD19
AF20
AG24
AC20

SB 1202

VCC1_5_A

C729

SCD1U10V2KX-4GP

AC12
AC13
AC14

1D5V_S0

VCCSUS1_5

VCC1_5_A
VCC1_5_A

C728

AC10

SCD1U10V2KX-4GP

G10
G9

VCCSUS1_5

VCC1_5_A

C256

DY

41mA

C677
C688
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP

AJ6

SCD1U10V2KX-4GP

AC21

C731

2 R433
1
0R0603-PAD

3D3V_S0

AG29

SCD1U10V2KX-4GP

AC18
AC19

AB23
AC23

SCD1U10V2KX-4GP

AC9

DY

VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A

W23
Y23

SCD1U10V2KX-4GP

AC11
AD11
AE11
AF11
AG10
AG11
AH10
AJ10

VCCSUS1_05
VCCSUS1_05

68.1R220.10D

DY

SCD1U10V2KX-4GP

DY

VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A

ATX

C705

C689

VCCHDA
VCCSUSHDA

ARX

DY

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

C681

C674
SC1U16V3ZY-GP

C693
SC1U16V3ZY-GP

C383

SC4D7U6D3V3KX-GP

DY

SC4D7U6D3V3KX-GP

C699
SCD1U16V2ZY-2GP

AC16
AD15
AD16
AE15
AF15
AG15
AH15
AJ15

VCCSATAPLL

1D5V_S0

2
IND-1D2UH-10-GP

1D05V_S0
1D05V_DMI_ICH_S0

R29

B9
F9
G3
G6
J2
J7
K7

23mA

SC4D7U6D3V3KX-GP

AJ19

1.64A

C707
SC4D7U6D3V3KX-GP

SCD1U10V2KX-4GP

1D5V_S0

VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3

C391
SCD1U10V2KX-4GP

V5REF_S5

R423
100R2J-2-GP

83.R2004.B8F

C713
SC4D7U6D3V3KX-GP

SCD1U10V2KX-4GP

D7
RB751V-40-2-GP

2mA

C746

SB 1202

SCD1U10V2KX-4GP

5V_S5

VCC3_3
VCC3_3
VCC3_3
VCC3_3

C745

L9
1

C723
SCD01U16V2KX-3GP

SCD1U10V2KX-4GP

3D3V_S5

VCC3_3

C384

1D5V_DMIPLL_ICH_S0

SCD1U10V2KX-4GP

Layout Note:
Place near ICH9

VCC3_3

DY

SCD1U10V2KX-4GP

C387
SCD1U16V2ZY-2GP

SC1U16V3ZY-GP

83.R2004.B8F

C261

VCC3_3

DY

C735

SCD1U10V2KX-4GP

68.1R220.10D

C241

VCCA3GP

C242

V_CPU_IO
V_CPU_IO

C744

SC4D7U6D3V3KX-GP

1D5V_APLL_S0
2
IND-1D2UH-10-GP

SC4D7U6D3V3KX-GP

V5REF_S0

1L8

SC4D7U6D3V3KX-GP

2mA
C

1D5V_S0

R223
100R2J-2-GP

VCCDMI
VCCDMI

C736

SC4D7U6D3V3KX-GP

5V_S0

VCCDMIPLL

1D05V_S0

1.16A

SC4D7U6D3V3KX-GP

47mA
D10
RB751V-40-2-GP

V5REF_SUS

SCD1U10V2KX-4GP

SB 1202

*Within a given well, 5VREF needs to be up before the


corresponding 3.3V rail

3D3V_S0

V5REF

VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B

SCD1U10V2KX-4GP

646mA
C733

AA24
AA25
AB24
AB25
AC24
AC25
AD24
AD25
AE25
AE26
AE27
AE28
AE29
F25
G25
H24
H25
J24
J25
K24
K25
L23
L24
L25
M24
M25
N23
N24
N25
P24
P25
R24
R25
R26
R27
T24
T27
T28
T29
U24
U25
V24
V25
U23
W24
W25
K23
Y24
Y25

Layout Note: Place near ICH9M

A15
B15
C15
D15
E15
F15
L11
L12
L14
L16
L17
L18
M11
M18
P11
P18
T11
T18
U11
U18
V11
V12
V14
V16
V17
V18

SCD1U10V2KX-4GP

AE1

VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05

SCD1U10V2KX-4GP

A6

V5REF_S5

SB 1202

DY

SB 1202

V5REF_S0

VCCRTC

SCD1U10V2KX-4GP

C703

DY

SC2D2U10V3KX-1GP

C724

SCD1U10V2KX-4GP

C382

DY DY

SCD1U10V2KX-4GP

C252

SC4D7U6D3V3KX-GP

DY

SC4D7U6D3V3KX-GP

C742
SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

C737

A23

SCD1U10V2KX-4GP

1D5V_S0

C413
SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

C412

6 OF 6

SB1F

6uA in G3

RTC_AUX_S5

Date:
3

Thursday, January 08, 2009

Sheet
1

14

of

60

NCTF_VSS#A1
NCTF_VSS#A2
NCTF_VSS#B1
NCTF_VSS#A29
NCTF_VSS#A28
NCTF_VSS#B29
NCTF_VSS#AJ1
NCTF_VSS#AJ2
NCTF_VSS#AH1
NCTF_VSS#AJ28
NCTF_VSS#AJ29
NCTF_VSS#AH29

H5
J23
J26
J27
AC22
K28
K29
L13
L15
L2
L26
L27
L5
L7
M12
M13
M14
M15
M16
M17
M23
M28
M29
N11
N12
N13
N14
N15
N16
N17
N18
N26
N27
P12
P13
P14
P15
P16
P17
P2
P23
P28
P29
P4
P7
R11
R12
R13
R14
R15
R16
R17
R18
R28
T12
T13
T14
T15
T16
T17
T23
B26
U12
U13
U14
U15
U16
U17
AD23
U26
U27
U3
V1
V13
V15
V23
V28
V29
V4
V5
W26
W27
W3
Y1
Y28
Y29
Y4
Y5
AG28
AH6
AF2
B25
A1
A2
B1
A29
A28
B29
AJ1
AJ2
AH1
AJ28
AJ29
AH29

3D3V_S0

8
7
6
5

3D3V_S5

RN41

1
2
3
4

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
NCTF TEST PIN:
A1,A2,B1,A28,A29,B29
AH1,AJ1,AJ2,AH29,AJ28,AJ29

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

SRN4K7J-10-GP

AA26
AA27
AA3
AA6
AB1
AA23
AB28
AB29
AB4
AB5
AC17
AC26
AC27
AC3
AD1
AD10
AD12
AD13
AD14
AD17
AD18
AD21
AD28
AD29
AD4
AD5
AD6
AD7
AD9
AE12
AE13
AE14
AE16
AE17
AE2
AE20
AE24
AE3
AE4
AE6
AE9
AF13
AF16
AF18
AF22
AH26
AF26
AF27
AF5
AF7
AF9
AG13
AG16
AG18
AG20
AG23
AG3
AG6
AG9
AH12
AH14
AH17
AH19
AH2
AH22
AH25
AH28
AH5
AH8
AJ12
AJ14
AJ17
AJ8
B11
B14
B17
B2
B20
B23
B5
B8
C26
C27
E11
E14
E18
E2
E21
E24
E5
E8
F16
F28
F29
G12
G14
G18
G21
G24
G26
G27
G8
H2
H23
H28
H29

5 OF 6

SB1E

3D3V_S0

Q15
13,25,32,33

13,25,32,33

SMB_CLK

6 2N7002DW-1-GP

SMBC_ICH

SMB_DATA
SMBD_ICH

2nd = 84.27002.C3F

3,16,17

SMBUS

TP_A1
TP_A2
TP_B1
TP_A29
TP_A28
TP_B29
TP_AJ1
TP_AJ2
TP_AH1
TP_AJ28
TP_AJ29
TP_AH29

1
1
1
1
1
1
1
1
1
1
1
1

TP152
TP151
TP147
TP149
TP150
TP146
TP120
TP121
TP130
TP119
TP118
TP129

TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

ICH9-M (4 of 4)
Size

ICH9M-GP-NF

Document Number

71.ICH9M.00U

Rev

SB

JV50
Date:

3,16,17

Thursday, January 08, 2009

Sheet
E

15

of

60

DDR3 SOCKET_1

DM1

1
2

30

7,17 DDR3_DRAMRST#

203
204

C459

SC10U6D3V5MX-3GP

C438

DDR_VREF_S3
1

1
2

126
1

ODT0
ODT1
VREF_CA
VREF_DQ
RESET#
VTT1
VTT2

1
2

DY

TC8

DY

2nd = 77.23371.12L

2
1

C466

2
C458

C464

C465

DY

C439

C463

DY

C437

C440

C442

SB 1209
C441

2
3
8
9
13
14
19
20
25
26
31
32
37
38
43
44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
138
139
144
145
150
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196
205
206

DY

1D5V_S3

2
1D5V_S3

75
76
81
82
87
88
93
94
99
100
105
106
111
112
117
118
123
124

C434

C433

ST330U6VDM-2-GP

116
120

DDR_VREF_S3_1
DDR_VREF_S3_1

3D3V_S0

10KR2J-3-GP
1
1
10KR2J-3-GP

SCD1U16V2ZY-2GP

M_ODT0
M_ODT1

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7

77
122
125

R451
2
2
R450

SC4D7U6D3V3KX-GP

12
29
47
64
137
154
171
188

DDRA_SA0
DDRA_SA1

197
201

SC4D7U6D3V3KX-GP

7
7
C461
SCD1U16V2ZY-2GP

SC1U10V3ZY-6GP

SC2D2U6D3V3MX-1-GP

C468

M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7

DQS0#
DQS1#
DQS2#
DQS3#
DQS4#
DQS5#
DQS6#
DQS7#

199

SCD1U16V2ZY-2GP

DDR_VREF_S3_1

10
27
45
62
135
152
169
186

3,15,17
3,15,17

PM_EXTTS#0 7,17

SC4D7U6D3V3KX-GP

8 M_A_DQS[7..0]

M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

SMBD_ICH
SMBC_ICH

SCD1U16V2ZY-2GP

Layout Note
Near Pin 1

8 M_A_DQS#[7..0]

VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18

SMBD_ICH
SMBC_ICH

198

SC4D7U6D3V3KX-GP

C462
SCD1U16V2ZY-2GP

NC#1
NC#2
NC#/TEST

200
202

M_CLK_DDR1 7
M_CLK_DDR#1 7
M_A_DM[7..0] 8

SC2D2U6D3V2MX-GP

SC2D2U6D3V3MX-1-GP

C460

SA0
SA1

M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7

SCD1U16V2ZY-2GP

DDR_VREF_S3_1

VDDSPD

11
28
46
63
136
153
170
187

SC4D7U6D3V3KX-GP

Layout Note
Near Pin 126

SDA
SCL
EVENT#

M_CLK_DDR0 7
M_CLK_DDR#0 7

102
104

SCD1U16V2ZY-2GP

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7

M_CKE0 7
M_CKE1 7

101
103

5
7
15
17
4
6
16
18
21
23
33
35
22
24
34
36
39
41
51
53
40
42
50
52
57
59
67
69
56
58
68
70
129
131
141
143
130
132
140
142
147
149
157
159
146
148
158
160
163
165
175
177
164
166
174
176
181
183
191
193
180
182
192
194

BA0
BA1

M_CS0# 7
M_CS1# 7

73
74

SC4D7U6D3V3KX-GP

M_A_DQ0
M_A_DQ1
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_A_DQ18
M_A_DQ19
M_A_DQ20
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ32
M_A_DQ33
M_A_DQ34
M_A_DQ35
M_A_DQ36
M_A_DQ37
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ44
M_A_DQ45
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ62
M_A_DQ63

8 M_A_DQ[63..0]

CK1
CK1#

M_A_RAS# 8
M_A_WE# 8
M_A_CAS# 8

114
121

109
108

CK0
CK0#

110
113
115

M_A_BS#0
M_A_BS#1

CS0#
CS1#
CKE0
CKE1

NP1
NP2

8
8

TPAD14-GP TP154

NP1
NP2
RAS#
WE#
CAS#

M_A_BS#2

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12
A13
A14
A15
A16/BA2

M_A_A0
98
M_A_A1
97
M_A_A2
96
M_A_A3
95
M_A_A4
92
M_A_A5
91
M_A_A6
90
M_A_A7
86
M_A_A8
89
M_A_A9
85
M_A_A10
107
M_A_A11
84
M_A_A12
83
M_A_A13
119
M_A_A14
80
1 M_A_A15 78
79

M_A_A[14..0]

NORMAL TYPE

DDR3-204P-8-GP

62.10017.G21

High 9.2mm

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Size
Date:

Document Number

DDR3 Socket

Thursday, January 08, 2009

JV50

Rev

SB
Sheet
E

16

of

60

DDR3 SOCKET_2
DM2

1
2

2
2

1
2

7
7

116
120

M_ODT2
M_ODT3
DDR_VREF_S3_1
DDR_VREF_S3_1

7,16 DDR3_DRAMRST#

1
2

SC10U6D3V5MX-3GP

SC1U10V3ZY-6GP

C425

30
203
204

DDR_VREF_S3
C420

126
1

ODT0
ODT1
VREF_CA
VREF_DQ
RESET#
VTT1
VTT2

-1
C400

1D5V_S3

C422

DY

TC10

DY

2nd = 77.23371.12L

C429

2
1

C421

C428

DY

1
C769

C426

C767

C768

2
3
8
9
13
14
19
20
25
26
31
32
37
38
43
44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
138
139
144
145
150
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196
205
206

C763

SB 1202 1209
C766

DY

1D5V_S3

75
76
81
82
87
88
93
94
99
100
105
106
111
112
117
118
123
124

C399

ST330U6VDM-2-GP

C424
SCD1U16V2ZY-2GP

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7

77
122
125

DDRB_SA0
DDRB_SA1

SCD1U16V2ZY-2GP

SC2D2U6D3V3MX-1-GP

C423

8 M_B_DQS[7..0]

197
201

10KR2J-3-GP
R242 1
2
2
1
R241
10KR2J-3-GP

SC4D7U6D3V3KX-GP

DDR_VREF_S3_1

3D3V_S0

199

SC4D7U6D3V3KX-GP

Layout Note
Near Pin 1

3,15,16
3,15,16

PM_EXTTS#0 7,16

SCD1U16V2ZY-2GP

8 M_B_DQS#[7..0]

DQS0#
DQS1#
DQS2#
DQS3#
DQS4#
DQS5#
DQS6#
DQS7#

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

SMBD_ICH
SMBC_ICH

198

SC4D7U6D3V3KX-GP

C771
SCD1U16V2ZY-2GP

VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18

200
202

SCD1U16V2ZY-2GP

SC2D2U6D3V3MX-1-GP

C770
2

NC#1
NC#2
NC#/TEST

M_CLK_DDR3 7
M_CLK_DDR#3 7
M_B_DM[7..0]

M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7

SC10U6D3V5MX-3GP

12
29
47
64
137
154
171
188

DDR_VREF_S3_1

SA0
SA1

11
28
46
63
136
153
170
187

SCD1U16V2ZY-2GP

M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7

Layout Note
Near Pin 126

VDDSPD

M_CLK_DDR2 7
M_CLK_DDR#2 7

102
104

SC10U6D3V5MX-3GP

10
27
45
62
135
152
169
186

SDA
SCL
EVENT#

M_CKE2 7
M_CKE3 7

101
103

SC10U6D3V5MX-3GP

M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7

8 M_B_DQ[63..0]

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7

M_CS2# 7
M_CS3# 7

73
74

SC2D2U6D3V2MX-GP

5
7
15
17
4
6
16
18
21
23
33
35
22
24
34
36
39
41
51
53
40
42
50
52
57
59
67
69
56
58
68
70
129
131
141
143
130
132
140
142
147
149
157
159
146
148
158
160
163
165
175
177
164
166
174
176
181
183
191
193
180
182
192
194

BA0
BA1

114
121

SCD1U16V2ZY-2GP

M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63

CK1
CK1#

M_B_RAS# 8
M_B_WE# 8
M_B_CAS# 8

109
108

CK0
CK0#

110
113
115

M_B_BS#0
M_B_BS#1

CS0#
CS1#
CKE0
CKE1

NP1
NP2

8
8

NP1
NP2
RAS#
WE#
CAS#

M_B_BS#2

TPAD14-GP TP157

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12
A13
A14
A15
A16/BA2

98
97
96
95
92
91
90
86
89
85
107
84
83
119
80
78
79

M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14
1M_B_A15

M_B_A[14..0]

NORMAL TYPE

8
4

DDR3-204P-9-GP

62.10017.G11

High 5.2 mm
1

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

DDR3 Socket2
Size

Document Number

Rev

SB

JV50
Date:
A

Thursday, January 08, 2009

Sheet
E

17

of

60

LCD/INVERTER/CCD CONN
LCDVDD
SCD1U16V2ZY-2GP

SB 1202
LCD1

USBPN4

USBPP4

2 EC27 DY
SC22P50V2JN-4GP
2 EC26 DY
SC22P50V2JN-4GP

-1

13
13

USBPP4
USBPN4

35 DBC_EN
3D3V_S0

LCD_EDID_CLK
LCD_EDID_DAT

SB 1208
BRIGHTNESS_CN
BLON_OUT_1

DCBATOUT

LCD: DCBATOUT 2 pins


LED: DCBATOUT 3 pins

F1
DCBATOUT_LCD1
C2

69.50007.A31

SC10U35V0ZY-GP

POLYSW-1D1A24V-GP

39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
42

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

RN61
LCD_TXACLKLCD_TXACLK+
LCD_TXAOUT2LCD_TXAOUT2+

1
2
3
4

8
7
6
5

SRN0J-7-GP
RN60

CCD_PWR

LCD_TXAOUT1+
LCD_TXAOUT1LCD_TXAOUT0LCD_TXAOUT0+

LCD_TXBCLK+
LCD_TXBCLKLCD_TXBOUT2+
LCD_TXBOUT2LCD_TXBOUT1+
LCD_TXBOUT1LCD_TXBOUT0+
LCD_TXBOUT0LCD_TXACLK+
LCD_TXACLKLCD_TXAOUT2+
LCD_TXAOUT2LCD_TXAOUT1+
LCD_TXAOUT1LCD_TXAOUT0+
LCD_TXAOUT0-

1
2
3
4

8
7
6
5

RN18
1
2
3
4

8
7
6
5

SRN0J-7-GP
RN15

LCD_TXBOUT0LCD_TXBOUT0+
LCD_TXBOUT1LCD_TXBOUT1+

1
2
3
4

8
7
6
5

GMCH_TXBOUT0GMCH_TXBOUT0+
GMCH_TXBOUT1GMCH_TXBOUT1+

RN24

UMA
DIS

R3
1 33R2J-2-GP
R1
1 33R2J-2-GP

1
2
1KR2F-3-GP
R4

C4

L_BKLTCTL 7
BRIGHTNESS

1
2
3
4

DIS
35

LCD_TXAOUT1+
LCD_TXAOUT1LCD_TXAOUT0LCD_TXAOUT0+

BLON_OUT 35

R2
10KR2J-3-GP

8
7
6
5

GPU_TXBOUT2- 55
GPU_TXBOUT2+ 55
GPU_TXBCLK- 55
GPU_TXBCLK+ 55

8
7
6
5

GPU_TXBOUT0GPU_TXBOUT0+
GPU_TXBOUT1GPU_TXBOUT1+

55
55
55
55

SRN0J-7-GP

1
2
3
4
SRN0J-7-GP

EN
GND
OUT

IN#5
IN#4

1
2
3
4

DIS
4

SRN0J-7-GP

74.05285.07F

C4D7U6D3V3KX-GP

SCD1U16V2ZY-2GP

G5285T11U-GP
2

C3S

DY

SB 1202

C5

C7

SC4D7U6D3V3KX-GP

DIS

R5
10KR2J-3-GP

LCD_TXBCLK+

1
1

3D3V_S0

DY C608 SC5D6P50V2CN-1GP
3D3V_S0

1
2

2
FUSE-1A6V-2-GP

69.50007.721

RN2
SRN2K2J-1-GP

modify by RF

2nd = 69.50007.981
4
3

SCD1U16V2ZY-2GP

SC4D7U10V5ZY-3GP

DY C607 SC5D6P50V2CN-1GP

DY

DY C599 SC5D6P50V2CN-1GP

LCD_TXACLKF2

C499

DY C601 SC5D6P50V2CN-1GP

LCD_TXBCLK-

LCD_TXACLK+
CCD_PWR
CCD_PWR
C498

55
55
55
55

1
2
3

LCDVDD_ON

GPU_TXAOUT1+
GPU_TXAOUT1GPU_TXAOUT0GPU_TXAOUT0+

RN58
LCD_TXBOUT0LCD_TXBOUT0+
LCD_TXBOUT1LCD_TXBOUT1+

U1

8
7
6
5

LCDVDD
2
0R2J-2-GP

Layout 40 mil
56

GPU_TXACLK- 55
GPU_TXACLK+ 55
GPU_TXAOUT2- 55
GPU_TXAOUT2+ 55

RN59
LCD_TXBOUT2LCD_TXBOUT2+
LCD_TXBCLKLCD_TXBCLK+

DIS
1
R6

8
7
6
5

SRN0J-7-GP
RN22

1
2
3
4

DIS

C6

SC100P50V2JN-3GP

SC100P50V2JN-3GP

UMA
7 GMCH_LCDVDD_ON

LCD_EDID_CLK

56 LCD_EDID_CLK

LCD_EDID_DAT

56 LCD_EDID_DAT

SB 1202

UMA

RN1
2
1

7 CLK_DDC_EDID
7 DAT_DDC_EDID

2
4

7
7
7
7

SRN0J-7-GP

LCD_TXACLKLCD_TXACLK+
LCD_TXAOUT2LCD_TXAOUT2+

3D3V_S0

27,51 INT_MIC1

GMCH_TXBOUT2- 7
GMCH_TXBOUT2+ 7
GMCH_TXBCLK- 7
GMCH_TXBCLK+ 7

UMA

SB 1202

BLON_OUT_1

AMIC1

7
7
7
7

SRN0J-7-GP

LCD_TXBOUT2LCD_TXBOUT2+
LCD_TXBCLKLCD_TXBCLK+

20.F1230.040

BRIGHTNESS_CN

3
1

GMCH_TXAOUT1+
GMCH_TXAOUT1GMCH_TXAOUT0GMCH_TXAOUT0+

UMA

UMA

Internal Mic

GMCH_TXACLK- 7
GMCH_TXACLK+ 7
GMCH_TXAOUT2- 7
GMCH_TXAOUT2+ 7

UMA

-1

ACES-CONN40C-2-GP
2

35 LCD_CB_SEL

C1

41
40

JV50

3
4
SRN0J-10-GP-U

PTWO-CON2-3-GP

Wistron Corporation

20.F1214.002

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

SB 1202
Title

LCD CONN
Size

Document Number

Rev

SB

JV50
Date:

Thursday, January 08, 2009

Sheet

18

of

60

1
2
3
4

8
7
6
5

GMCH_BLUE 7
GMCH_GREEN 7
GMCH_RED 7

SRN0J-7-GP
54

Close to MXM card

L5
1

CRT_RED

Hsync & Vsync level shift

Ferrite bead impedance: 10 ohm@100MHz

5V_S0

CRT_R

2
FCB1608CF-GP

68.00230.021
L4
1

54 CRT_GREEN

CRT_G

2
FCB1608CF-GP

C107
SCD1U16V2ZY-2GP

2
1

HSYNC_1

3
4

CRT_VSYNC1

6
U18B

14

5V_S0

10

14

C633
9

DY

12

11

U18C
7

DY

5V_S0

TSAHCT125PW-GP

C632

SC47P50V2JN-3GP

SC47P50V2JN-3GP

4
3
RN62
SRN0J-10-GP-U

Layout Note:
* Must be a ground return path between this ground and the ground on
the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT
CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

TSAHCT125PW-GP

1
2

14
VSYNC_1 5

UMA
7 GMCH_HSYNC
7 GMCH_VSYNC

CRT_HSYNC1

3
U18A

RN63
SRN0J-10-GP-U

54 CRT_HSYNC
54 CRT_VSYNC

C108
SC6D8P50V2DN-GP

C151
SC6D8P50V2DN-GP

C165

68.00230.021

SC6D8P50V2DN-GP

1
2

DY

DIS

CRT_B

2
FCB1608CF-GP

SC3P50V2CN-1-GP

DY

C109

1
2
3
4

DY

SC3P50V2CN-1-GP

RN25
SRN150F-1-GP

C137

1
2

8
7
6
5

C158

CRT_BLUE

SC3P50V2CN-1-GP

54

SB
1

L3

14

68.00230.021

13

RN26

UMA

U18D
7

Layout Note:
Place these resistors
close to the CRT-out
connector

TSAHCT125PW-GP

TSAHCT125PW-GP

DDC_CLK & DATA level shift


5V_CRT_S0
5V_S0

5V_S0
1

5V_S0
D23
1

D22
1

CRT_G 3

F3
FUSE-1D1A6V-4GP-U

1
CRT_B 3

DY

DY

5V_S0

69.50007.691

3D3V_S0

DY

D24
CRT_R 3

2
BAV99PT-GP-U

D4
CH551H-30PT-GP

2
3D3V_S0

BAV99PT-GP-U

83.R5003.C8F
2

BAV99PT-GP-U

500mA

5V_CRT_DDC
4
3

8
7
6
5

CRT I/F & CONNECTOR

RN20
SRN10KJ-6-GP

1
2
3
4

RN66
SRN2K2J-1-GP

1
2

CRT1

CRT_IN#_R

16
CRT_R

6
11

CRT_G

7
12
8
13
9
14
10
15

DAT_DDC1_5
SC100P50V2JN-3GP

CRT_HSYNC1

C128

CRT_VSYNC1

C115

SC18P50V2JN-1-GP

3
4

C93
CRT_IN#_R

DY

54 CRT_DDCDATA
54 CRT_DDCCLK
DAT_DDC1_5

U42
3
4

DAT_DDC1_5_Q

RN57
SRN0J-10-GP-U

CRT_HSYNC1
7 GMCH_DDCDATA
7 GMCH_DDCCLK

C602
CLK_DDC1_5

1
2

UMA

CRT_VSYNC1

DAT_DDC1_5

1
2N7002EDW-GP

4
3

CLK_DDC1_5_Q

84.27002.F3F
CLK_DDC1_5

RN53
SRN0J-10-GP-U

17

SC100P50V2JN-3GP

2
1

5V_CRT_S0

SCD01U16V2KX-3GP

SC18P50V2JN-1-GP

CRT_B

C105 CLK_DDC1_5
1

DY

DIS

VIDEO-15-42-GP-U

20.20378.015

R93
CRT_DEC#

JV50
5V_S0

470R2J-2-GP
SC100P50V2JN-3GP

C98

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

D21
1
CRT_IN#_R 3

Title

DY
2

Size

BAV99PT-GP-U
Date:
A

CRT_IN#_R

1
1

35

6
1
7
2
8
3
9
4
10
5

CRT CONN

Document Number

JV50

Thursday, January 08, 2009

Rev

SB
Sheet
E

19

of

60

5V_S0

SB 1209

Close

D3

HDMI1

2
HDMI1
RN10

8
5
2

3D3V_S0

5V_S0

HDMI_A_HPD_CN

HDMI_A_HPD

R313
18KR2J-GP

14

56

EC14

DIS

R314
47KR2J-2-GP
GND
GND
GND
GND

TMDS_CLOCK_SHIELD
TMDS_CLOCK+
TMDS_CLOCK-

20
21
22
23

SB 1208

DY DY

3D3V_S0

2
5

54 NV_HDMI_CLK
54 NV_HDMI_DAT
TDMS_A_CLK
TDMS_A_DAT

3
6

GND

5V_S0

73.03305.A0B
DIS

1
HDMI_A_HPD_CN

1OE
2OE
VCC

1B
2B

DDC_OE

1
7

TSCBTD3305CPWR-GP

D17

62.10078.171

1A
2A

DIS

U11

5V_S0

SKT-HDMI19P-11GP-U1

R123
4K7R2F-GP

DIS

add D25 by NV

EC13

RN86
SRN2K2J-1-GP

BAW56-2-GP

66.15236.04L

TPAD14-GP

1
2

TP20

DIS

HDMI_A_CEC

RESERVED#14

13
17
19

CEC
DDC/CEC_GROUNG
HOT_PLUG_DETECT

SB 1202

1
4
3

TDMS_A_CLK_R
TDMS_A_DAT_R

SRN1K5J-GP

TMDS_DATA0_SHIELD
TMDS_DATA1_SHIELD
TMDS_DATA2_SHIELD

11
10
12

HDMI_TXC+R
HDMI_TXC-R

2
1

SC220P50V2JN-3GP

TMDS_DATA0+
TMDS_DATA0TMDS_DATA1+
TMDS_DATA1TMDS_DATA2+
TMDS_DATA2-

3
4

SC220P50V2JN-3GP

7
9
4
6
1
3

SCL
SDA

TDMS_A_CLK
TDMS_A_DAT

HDMI_TX0+R
HDMI_TX0-R
HDMI_TX1+R
HDMI_TX1-R
HDMI_TX2+R
HDMI_TX2-R

+5V_POWER

15
16

SB 1208

18

DY

2
BAV99PT-GP-U
3D3V_S0

DY

Recommended Equalization: [PC1,PC0]=01, 4dB

From NB
3D3V_S0

1
1

DIS R83
DIS R80

1
1

DIS R79
DIS R77

R129

DY

4K7R2J-2-GP
1
REXT_HDMI
PS8101_RT_EN#

3
4
6
10
25
32

4
3

35
34
OUT_D3OUT_D3+

IN_D4IN_D4+

OUT_D4OUT_D4+

PC0
PC1

SDA
SCL
HPD

REXT
RT_EN#
OE#
DDC_EN

HPD_SINK
SDA_SINK
SCL_SINK

HDMI_TX0HDMI_TX0+

17
16

HDMI_TX1HDMI_TX1+

14
13

HDMI_TX2+
HDMI_TX2-

8
9
7

GMCH_HDMI_DATA
GMCH_HDMI_CLK
HPD

30
29
28

HDMI_A_HPD_CN
TDMS_A_DAT
TDMS_A_CLK

3D3V_S0

UMA

R64
20KR2J-L2-GP
HDMI_DETECT#

UMA
2

HDMI_DETECT_R

1
R73
1KR2J-1-GP

UMA

UMA

Q10
2N7002-11-GP

R63
7K5R2F-1-GP

R72
20KR2J-L2-GP

DY
2

DDC_EN_PS8101

PS8101-GP

UMA

HDMI_TXCHDMI_TXC+

1
1

DIS R85
DIS R84

-1

UMA
DY

4K7R2J-2-GP
1
4K7R2J-2-GP
1

IN_D3IN_D3+

HDMI_TXCHDMI_TXC+

20
19

GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND

HDMI_TX2HDMI_TX2+

2 HDMI_TX
2 499R2F-2-GP
499R2F-2-GP
2
2 499R2F-2-GP
499R2F-2-GP
2
2 499R2F-2-GP
499R2F-2-GP
2
2 499R2F-2-GP
499R2F-2-GP

PC0
PC1

2
2

OUT_D2OUT_D2+

71.P8101.003

1
5
12
18
24
27
31
36
37
43
49

HDMI_TX1HDMI_TX1+

1
1

DIS R90
DIS R86

R76
R75

IN_D2IN_D2+

23
22

47
48

7,55 HDMI_DATA2+
7,55 HDMI_DATA2-

OUT_D1OUT_D1+

44
45

SB 1204 1210

IN_D1IN_D1+

7,55 HDMI_DATA17,55 HDMI_DATA1+

7 GMCH_HDMI_CLK
7 GMCH_HDMI_DATA

HDMI_TX2-R
HDMI_TX2+R

41
42

HDMI_TX1-R
HDMI_TX1+R

7,55 HDMI_DATA07,55 HDMI_DATA0+

UMA
66.15236.04L

HDMI_TX0-R
HDMI_TX0+R

38
39

NC#35
NC#34

7,55 HDMI_CLK7,55 HDMI_CLK+

HDMI_TX0HDMI_TX0+

2
11
15
21
26
33
40
46
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

U8

SB 1204 1210

RN14
SRN1K5J-GP

HDMI_TXC-R
HDMI_TXC+R

From VGA on board

UMA

2
2 0R0402-PAD
0R0402-PAD
2
2 0R0402-PAD
0R0402-PAD
2
2 0R0402-PAD
0R0402-PAD
2
2 0R0402-PAD
0R0402-PAD

1
2

R96 4K7R2J-2-GP
2
R95 2
4K7R2J-2-GP

UMA

HDMI_TXC- 1
HDMI_TXC+ 1 ER2
ER3
HDMI_TX0- 1
HDMI_TX0+ 1 ER4
ER5
HDMI_TX1- 1
HDMI_TX1+ 1 ER6
ER7
HDMI_TX2- 1
HDMI_TX2+ 1 ER8
ER9

NC#35
NC#34

HDMI_TXCHDMI_TXC+

UMA

C99

SB 1208

1
1

HDMI_TX2HDMI_TX2+

UMA

C91
1

UMA

C82

3D3V_S0

SCD01U10V1KX-GP

HDMI_CLKHDMI_CLK+

C77

SCD1U10V2KX-4GP

HDMI_DATA2HDMI_DATA2+

HDMI_TX1HDMI_TX1+

SCD01U10V1KX-GP

1
DIS C5871
DIS C583
1
C559
1
DIS
DIS C554
1
DIS C5511
DIS C546

HDMI_DATA1HDMI_DATA1+

HDMI_TX0HDMI_TX0+

2
2 SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
2
2 SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
2
2 SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
2
2 SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

DIS C5931
DIS C591

SCD1U10V2KX-4GP

HDMI_DATA0HDMI_DATA0+
C

3D3V_S0

3D3V_S0

DIS

R13
100KR2J-1-GP

R74
499R2F-2-GP

R458
1KR2J-1-GP

3D3V_S0

UMA

DY

R94
4K7R2J-2-GP

JV50

UMA
1

PS8101_RT_EN#
2

REXT_HDMI

DIS

Q24
2N7002-11-GP

DDC_EN_PS8101

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Size
A3
Date:

HDMI CONNECTOR
Document Number

Rev

JV50
Thursday, January 08, 2009

SB
Sheet
1

20

of

60

SATA Connector
SATA1

12 SATA_TXP0
12 SATA_TXN0
12 SATA_RXN0
12 SATA_RXP0

C566
C565

1
1

SCD01U50V2KX-1GP
2
SCD01U50V2KX-1GP
2

SATA_TXP0_C
SATA_TXN0_C

C255
C254

1
1

SCD01U50V2KX-1GP
2
SCD01U50V2KX-1GP
2

SATA_RXN0_C
SATA_RXP0_C

5V_S0

1
2

TC6
SC10U10V5ZY-1GP

D19
SSM24PT-GP

DY

PWR TRACE 100mil

C577
SCD1U25V3ZY-1GP

24
NP2
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
NP1
23
SKT-SATA22P-27-GP

62.10065.471

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Size

HDD CONN

Document Number

Rev

SB

JV50
Date:

Thursday, January 08, 2009

Sheet

21

of

60

ODD Connector

SB 1204
ODD1

13
S1

12 SATA_RXN1
12 SATA_RXP1

C410
C403

1
1

2 SCD01U50V2KX-1GP
2 SCD01U50V2KX-1GP

SATA_TXP1_C
SATA_TXN1_C

C258
C257

1
1

2 SCD01U50V2KX-1GP
2 SCD01U50V2KX-1GP

SATA_RXN1_C
SATA_RXP1_C

R214
DY
10KR2J-3-GP
1
2ODD_DP

5V_S0

TC13
SC10U10V5ZY-1GP

SSM24PT-GP

C379
SCD1U16V2ZY-2GP

D9

DY

1ODD_MD

12 SATA_TXP1
12 SATA_TXN1

TP145
TPAD14-GP

S2
S3
S4
S5
S6
S7
P1
P2
P3
P4
P5
P6
14

SKT-SATA7P+6P-59-GP

62.10065.751

JV50

Wistron Corporation

21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

ODD

Size

Document Number

Rev

SB

JV50
Date:
5

Thursday, January 08, 2009


2

Sheet

22

of
1

60

BLUETOOTH MODULE
3D3V_BT_S0
3D3V_S0

U65
3D3V_BT_S0
EC59 DY
SCD1U16V2ZY-2GP

OUT
GND
NC#3

IN

EN

C862
SC4D7U10V5ZY-3GP
2
C

BLUETOOTH_EN 35

G5240B1T1U-GP

1
2
3

EC20 put near


BLUE1 / all
USB put one
choke near
connector by
EMI request

BT1

4
3
2
1

USBPN7
USBPP7

13,51
13,51

3D3V_BT_S0

ACES-CON4-1-GP-U2

20.D0197.104
B

JV50

Wistron Corporation

21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

BLUETOOTH

Size

Document Number

JV50

Date:
5

Thursday, January 08, 2009


2

Rev

SB
Sheet

23

of
1

60

5V_USB1_S0
EC50
1
2

SB 1204
D

USB1

5V_S5

5V_USB1_S0

22.10218.T51

SC4D7U16V5ZY-GP

SKT-1394-4P-27-GP-U

74.00547.A79

DY

EC47

TC21

DY

2
G547F2P81U-GP

USB_OC#0 13

C764

OC#
OUT#6
OUT#7
OUT#8

100 mil
EC49
SC1000P50V3JN-GP

EN/EN#
IN#3
IN#2
GND

5
6
7
8

SCD1U16V2ZY-2GP

2
3
4
5

USBPN0
USBPP0

4
3
2
1

USB_PWR_EN#

SE220U6D3VM-7GP

13
13

DY

SCD1U16V2ZY-2GP

U47

6
1

5V_USB1_S0

USB3
6
1
C

13
13

2
3
4
5

USBPN9
USBPP9

SKT-1394-4P-27-GP-U

22.10218.T51

SB 1209
USBCN1
17
13,51

USB_OC#1

13,51
13,51

USBPN1
USBPP1

13,51
13,51

USBPN2
USBPP2

15
14
13
12
11
10
9
8
7
6
5
4
3
2

35,51 USB_PWR_EN#

DY

1
C871
16

EC60

SC1U16V3ZY-GP

SCD1U16V2ZY-2GP

5V_S5

ACES-CON15-8-GP-U1

20.F1290.015

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

USB CONN
Size

Document Number

Rev

SB

JV50
Date:
5

Thursday, January 08, 2009

Sheet
1

24

of

60

-1

8
7
6
5

EE_WP
SCLK
SO

BIASVDD_G
C26

C69
SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

72.24C02.R01

LAN_AVDD
LAN_AVDD

SB 1205
2 R31
1
0R0603-PAD

LAN_AVDD

C21

TP72

TPAD14-GP

TP73

TPAD14-GP

REGCTL12

14

REGCTL12

3D3V_LAN_S5_1

SCD1U10V2KX-4GP
SCD1U10V2KX-4GP
SCD1U10V2KX-4GP

1
2
2

2
1

4
2

C71

R349 change to Bead


for Transmitter Distortion

DCP69A-13-GP
1D2V_LAN_S5

84.DCP69.01B
1

C36

16

69

SUPER_IDDQ

CLKREQ#

SC4D7U6D3V3KX-GP

11

GND

LAN_CLKREQ#

BCM5764MKMLG-GP

JV50
C44

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

BCM5764
Size
Custom
Date:

Q9

C24
LAN_CLKREQ#

RDAC

R23
1K24R2F-GP

PCIE_SDSVDD
C30
SC4D7U6D3V3KX-GP

C74

R40
0R0603-PAD

SB 1205

SC4D7U6D3V3KX-GP

18

REGOUT12_IO

2 R28
1
0R0603-PAD

SC15P50V2JN-2-GP

XTALO
XTALI

3D3V_LAN_S5

37

C68

C27

PCIE_PLLVDD
C38
SC4D7U6D3V3KX-GP

SB 1205

17

2RDAC

VDDC_IO

FCM1608K-601T03GP

SB 1205

C35

SMB_CLK
SMB_DATA

82.30020.851

C49

1
SC15P50V2JN-2-GP
2

XTAL-25MHZ-102-GP

1GPHY_PLLVDD
C19
SC4D7U6D3V3KX-GP

R19

2 R35
1
0R0603-PAD

2D5V_1D2V_LAN
LAN_SMB_CLK 58
LAN_SMB_DATA 57
-1
R65
1LAN_X0
200R2J-L1-GP
22
21

2LAN_XI

C66

VAUX_PRSNT
VMAIN_PRSNT
LOW_PWR

SCD1U10V2KX-4GP

LAN_XO_R
X1

35

SC4D7U6D3V3KX-GP

DY 1
DY 1

ENERGY_DET

R49
R44

VAUX_PRESENT 54
VMAINPRSNT
53
LOW_PWR
3

59

C
C

SMB_CLK
SMB_DATA

ENERGY_DET

SC4D7U6D3V3KX-GP
C20

4
3
2
1

5
6
7
8

SCLK
SI
SO
CS#

65
63
64
62

13,15,32,33
13,15,32,33

2 R69
1
DY
0R2J-2-GP
2 0R2J-2-GP
2 0R2J-2-GP

SB 1205

C72

LOW_PWR

1D2V_LAN_S5

2D5V_1D2V_LAN

SRN4K7J-10-GP

3D3V_LAN_S5
3D3V_LAN_S0

10KR2J-3-GP

DY R52

SCLK/EECLK
SI
SO/EEDATA
CS#

RN13
SRN1K5J-GP

35

C73

2 R22
1 AVDDL_G
0R0603-PAD
C25
RN87

3
4

C17

-1

C78
SC33P50V2JN-3GP

2
1

C61

UART_MODE 1
EE_WP
GPIO0
1

9
7
4

C60

SCD1U10V2KX-4GP

C47

SCD1U10V2KX-4GP
2
1

TPAD14-GP

SC4D7U6D3V3KX-GP
2
1

UART_MODE
GPIO_1/SERIAL_DI
GPIO_0/SERIAL_DO

PCIE_TXD_P
PCIE_TXD_N
PCIE_RXD_P
PCIE_RXD_N
WAKE#
PERST#
PCIE_REFCLK_P
PCIE_REFCLK_N

ENERGY_DET

3 CLK_PCIE_LAN
3 CLK_PCIE_LAN#

100R2J-2-GP

LAN_RST

26
25
31
32
12
10
29
28

TP71

DY

26

26

PCIE_RXDP
PCIE_RXDN

GPIO2

10KR2J-3-GP
R51

2 R78

PLT_RST1#

1 C39
1 C41

13,32 PCIE_WAKE#

7,13,31,32,33,35,36,51,52

SCD1U10V2KX-5GP 2
SCD1U10V2KX-5GP 2

PCIE_RXP1
PCIE_RXN1
PCIE_TXP1
PCIE_TXN1

10M/100M/1G_LED#
LAN_ACT_LED#

SCD1U10V2KX-4GP

13
13
13
13

3D3V_LAN_S5

2
1
67
66
8

3D3V_AUX_S5
26
26

GPIO_2

MDI0MDI0+

C22

Place PLLVDD/AVDDL
CKT as close to chip as
possible

C31
SCD1U10V2KX-4GP

LINKLED#
SPD100LED#
SPD1000LED#
TRAFFICLED#

PCIE_VDDL
PCIE_VDDL

41
40

33
24

TRD0_N
TRD0_P

26
26

PCIE_SDSVDD

PCIE_PLLVDDL
PCIE_PLLVDDL

26
26

MDI1MDI1+

30
27

MDI2MDI2+

43
44

PCIE_PLLVDD

47
46

TRD1_N
TRD1_P

SCD1U10V2KX-4GP
2
1

SCD1U10V2KX-4GP
2
1

TRD2_N
TRD2_P

SCD1U10V2KX-4GP

TRD3_N
TRD3_P
GPHY_PLLVDDL

SCD1U10V2KX-4GP

35

26
26

GPHY_PLLVDD

C34

MDI3MDI3+

2 R45
1
0R0603-PAD

49
50

SCD1U10V2KX-4GP

SB 1202

SCD1U10V2KX-4GP

AVDDL
AVDDL
AVDDL

3D3V_LAN_S0
3D3V_S0

SB 1205
2 R21
1
0R0603-PAD

A0
VCC
A1
WP
A2
SCL
GND
SDA
AT24C02BN-SH-T-GP

1
2
3
4

48
42

XTALVDD_G

23

SCD1U10V2KX-4GP

3D3V_LAN_S5

-1

SCD1U10V2KX-4GP

39
45
51

BIASVDD_G

U5

XTALVDDH

AVDDH
AVDDH
AVDDL_G
AVDDL_G
AVDDL_G

36

R70
10KR2J-3-GP

BIASVDDH
VDDC_IO
VDDC_IO
VDDC
VDDC
VDDC
VDDC

SB 1205
2 R53
1XTALVDD_G
0R0603-PAD
C48

DC#38
DC#52
DC#68

3D3V_LAN_S5

C70

3D3V_LAN_S5

5
55
13
20
34
60

TP221 TPAD14-GP
TP222 TPAD14-GP
TP223 TPAD14-GP

38
52
68

6
56
61
15
19
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO

U3
1D2V_LAN_S5

1
1
1

C32

DC#38
DC#52
DC#68

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP
2
1

C43

SCD1U10V2KX-4GP

1
2

C59

C37

3D3V_LAN_S5

SB 1205
2 R39
1
0R0603-PAD

2D5V_1D2V_LAN

SCD1U10V2KX-4GP
2
1

C18

3D3V_S5

SCD1U10V2KX-4GP
2
1

1
2

C45

SC4D7U6D3V3KX-GP
2
1

1D2V_LAN_S5

Document Number

Rev

JV50

Thursday, January 08, 2009

SB
Sheet
1

25

of

60

1.route on bottom as differential pairs.


2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width,12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except
RJ-45 moat.

LAN Connector

LAN Connector

GIGA Lan Transformer


RJ45
XF1
25

XRF_TDC1

MDI1+

25

MDI1-

XRF_TDC2
25

MDI0+

MCT2
RJ45_1

RJ45_2
RJ45_3
RJ45_4
RJ45_5
RJ45_6
RJ45_7
RJ45_8
CONN_PWR2

2
3
4
5
6
7
8
B1

B1(+) B2(-):YELLOW

B2
10

Green(A3), behavior is the


same for 10/100/1000 bits

A2(+) A1(-)::GREEN
A2(+) A3(-):ORANGE

RJ45-125-GP-U1 Yellow(B2),
MDI0-

19

RJ45_2

25

MDI2+

17

RJ45_4

25

MDI2-

9
7

16
18

RJ45_5
MCT3

10
11

15
14

MCT4
RJ45_7

MDI3+

when LAN is
22.10277.021 transfering data.

RN50
1
2

3D3V_S5

DY

CONN_PWR2
CONN_PWR

4
3

13

RJ45_8

XFORM-275-GP

68.89240.30A

EC29
SC100P50V2JN-3GP

12

SC100P50V2JN-3GP

MDI3-

SB 1208
EC7

25

SRN470J-4-GP-U

1
2

RJ45_6
MCT1

21
20

LED COLOR

RJ45_1

9
A1
A2
A3
1

CONN_PWR

C16

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

22
24

4
5

25

25

3
1

25 10M/100M/1G_LED#

25 LAN_ACT_LED#

XRF_TDC4

DY

RJ45_3

C12

XRF_TDC3

C14

23

DY

SCD1U10V2KX-4GP

C11

DY

SCD1U10V2KX-4GP

DY

8
7
6
5

MCT1
MCT2
MCT3
MCT4

RN11
SRN75J-1-GP

1
2
3
4

LAN_ACT_LED#
MCT_R

10M/100M/1G_LED#

C8
SC1KP50V2KX-1GP

DY

C502
SC1KP50V2KX-1GP

C527
SC1KP2KV8KX-GP

JV50

Wistron Corporation

DY

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

LAN CONN
Size
A3
Date:
A

Document Number

Rev

JV50
Thursday, January 08, 2009

SB
Sheet
E

26

of

60

G129
1

DVDD_IO

0R3-0-U-GP
0R3-0-U-GP

3D3V_S0

DVDD_IO

EMI

UMA

1 R519
1 R516

2
2

1D5V_S0
3D3V_S0

near R549

C835
SCD1U50V3KX-GP

DIS

GAP-CLOSE

DY

C843
SC10U10V5ZY-1GP

AUD_AGND

C849

"VAUX" Pull high to enable standby mode

AUD_AGND
3D3V_S0

DY

C855
SC10U10V5ZY-1GP

AUDIO_BEEP

4
3

AUDIP_PC_BEEP

RESET#
BCLK

8AUD_MIC_L SC4D7U10V3KX-GP 2
7AUD_MIC_R SC4D7U10V3KX-GP 2
6INT_MIC1_R SC4D7U10V3KX-GP 2
SC4D7U10V3KX-GP 2
5

21
22
16
17

LINE1_VREFO
LINE2_VREFO
MIC1_L
MIC1_R
MIC2_L
MIC2_R

34
13
SENSE_B
SENSE_A
SIDESURR_L
SIDESURR_R

FRONT_L
FRONT_R

5
8
48
47

2
20KR2F-L-GP

MIC_JD#

29
C

29

29

AC97_DATIN 1
R518

2
39R2J-L-GP

AUD_SPDIF_OUT
ALC_EAPD

ACZ_SDATAOUT_AUDIO
ACZ_SDATAIN0 12

AUD_SPDIF_OUT

12

29

45
46
39
41

AUD_HP1_OUT_L 28
AUD_HP1_OUT_R 28

35
36

AUD_LINE_OUT_L
AUD_LINE_OUT_R

28
28

2
3

ALC888S-VC2-GR-GP

71.00888.D0G
DMIC_CLK 1

AMP_SHUTDOWN#

28,35

TP211 TPAD14-GP
SPDIF_GPU

MONO-OUT
1

52

ALC_EAPD

SB 1202

TP216 TPAD14-GP

D32
BAW56-3-GP

R523
0R0402-PAD

1
C828
SCD47U16V3ZY-3GP

83.00056.E11
DY

R524
20KR2F-L-GP

1
2

DY

C826
SC10U10V5ZY-1GP

LINEIN_JD#

Sense resistors need close codec

SURR_L
SURR_R

1DMIC_DAT
VREF

TP212

JDREF
PIN37_VREFO

VREF

AUD_AGND

40
37

AVSS1
AVSS2
DVSS
DVSS
26
42
4
7

1
TPAD14-GP

MIC1_VREFO_R
MIC1_VREFO_L
MIC2_VREFO

C834
SC4D7U10V5ZY-3GP

AUD_AGND

SC4D7U10V5ZY-3GP

SRN2K2J-2-GP

C840

32
28
30

LINEOUT_JD#

2
10KR2F-2-GP
R510

SC22P50V2JN-4GP

SPDIFO1
SPDIFI/EAPD

ALC888S

27

MIC1V_R
MIC1V_L
MIC2V

8
7
6
5

C833
1
2DY

SDATA_OUT
SDATA_IN

RN79
1
2
3
4

MIC1-L_PORT-B
MIC1-R_PORT-B
MIC2-L_PORT-B
MIC2-R_PORT-B

SRN75J-1-GP

1 C821
1 C820
1 C823
1 C822

1
2
3
4

LFE
CENTER

BEEP
RESET#
SYNC
BCLK
AGPIO

LINE1_L
LINE1_R
LINE2_L
LINE2_R

RN77
29
AUD_MICIN_L
29
AUD_MICIN_R
18,51 INT_MIC1

29
31

ALC268_SENSE

23
24
14
15

2
39K2R2F-L-GP
R511

CD_L
CD_R
CD_GND

ALC861_LINE_IN_L
ALC861_LINE_IN_R

18
20
19

1 C818
1 C824

GPIO0/DMIC_CLK/SPDIFO2
GPIO1/DMIC_DATA

SC4D7U10V3KX-GP 2
SC4D7U10V3KX-GP 2

JDREF

LINE_IN_L
LINE_IN_R

R512
1

1
DVDD
DVDD_IO
AVDD1
AVDD2

29
29

44
43

U57

12
11
10
6
33

1
9
25
38

SPKR_SB_1
2
C827

1
SCD47U16V3ZY-3GP

ACZ_SPKR

ACZ_RST#_AUDIO 12
ACZ_SYNC_AUDIO
12
ACZ_BITCLK_AUDIO 12

2
C830

13

SC22P50V2JN-4GP
R515
1
2
0R0402-PAD
R517
1
2
0R0402-PAD
1
2
C837
DY
SC22P50V2JN-4GP

DVDD_IO

1
SCD47U16V3ZY-3GP

KBC_BEEP

C832
1
2DY

SCD1U10V2KX-4GP

C829
SC100P50V2JN-3GP

R514
1K91R2F-1-GP

SC1U10V3KX-3GP
SRN47K-2-GP-U

35

AUD_AGND

C844

1
2

C825
SCD1U10V2KX-4GP

AUD_AGND
C831
1

RN80
KBC_BEEP_1

DY

DY

SCD1U50V3KX-GP
C858
SCD1U50V3KX-GP

C859
SCD1U50V3KX-GP

AUD_AGND

AUD_AGND

5VA_S0

R527
1

28 MAX9789A_SHDN#

AUD_AGND

3D3V_S0

10KR2J-3-GP

AUD_AGND

DY
JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Size
A3
Date:
5

Azalia codec ALC888


Document Number

Rev

JV50
Thursday, January 08, 2009

SB
Sheet
1

27

of

60

+5V_SPK_AMP

Close to U53.8

Close to U53.18

1
2

2 C788
2 C787

SC1U10V3KX-4GP
SC1U10V3KX-4GP

1 100KR2J-1-GP
DY

AUD_LINE_OUT_R
AUD_LINE_OUT_L

27
27

+5V_SPK_AMP

1 0R0402-PAD

1 0R2J-2-GP
DY

MAX9789A_SHDN# 27
AMP_SHUTDOWN# 27,35

R478
2

2 SC1U10V3KX-3GP

5V_S0

100KR2J-1-GP

1
2

1
2

C801
SC4D7U10V3KX-GP

5VA_S0
C812
SC1U10V3KX-3GP

1
MAX9789A-GP

AUD_LIN_R_1 1
AUD_LIN_L_1 1

R497 2
R526 2
R498 2

AUD_BIAS
AUD_SET

74.09789.013

C792
SC1U6D3V2KX-GP

1
AMP_REGEN
AMP_C1P
C799 1
AMP_C1N

SB 1202 -1

-1

AUD_SPK_ENABLE#
AMP_MUTE#_R

R481
0R2J-2-GP

23
25
22
4
10
12
29
24
1

21
5

C810
SC10U6D3V5MX-3GP

1
2

1
2

C811
SCD1U10V2KX-4GP

C790
SC1U6D3V2KX-GP

1
2
2
3

C797
SC1U6D3V2KX-GP

Close to Pin9

SB 1202

4K99R2F-L-GP
R480
AUD_LIN_R 2
1
AUD_LIN_L 2
1

PVSS

HP_INR
HP_INL

R495
2K2R2J-2-GP

C800
SC1U6D3V2KX-GP

30

17

VDD

HPVDD

18

GAIN1
GAIN2

SPKR_EN#
MUTE#
HP_EN
REGEN
C1P
C1N
VOUT
BIAS
SET

14

C804
SC1U25V3KX-1-GP

26
27

SB 1204

CPVSS

SC1U25V3KX-1-GP
2K2R2J-2-GP
C807
R496
1
2 AUD_HP1_OUT_R1 1
2 AUD_HP1_OUT_R2
1
2 AUD_HP1_OUT_L1 1
2 AUD_HP1_OUT_L2

31
32

HPR
HPL

DY

AGND

SPKR_INR
SPKR_INL

13

AUD_AMP_GAIN1
AUD_AMP_GAIN2

CPVDD

15
16

DY

R479
10KR2F-2-GP

CPGND

SPKR_R+1
SPKR_L+1

OUTL+
OUTLOUTROUTR+

PVDD

6
7
19
20

11

29 SPKR_R+1
29 SPKR_L+1

SB 1202

SPKR_L+
SPKR_LSPKR_RSPKR_R+

PGND
PGND

29,51 SPKR_L+
29,51 SPKR_L29,51 SPKR_R29,51 SPKR_R+

PVDD

U53

GND
GND

DY

SB 1202

+5V_SPK_AMP

+5V_SPK_AMP

28
33

1
2

1
2

1
2

60ohm 100MHz
3000mA 0.05ohm DC

27 AUD_HP1_OUT_R
27 AUD_HP1_OUT_L

SB 1202

C793
SC1U10V3KX-3GP

+5V_SPK_AMP

2 R509
1
0R0603-PAD

C795
SCD1U10V2KX-4GP

SB 1202

C819
SC10U6D3V5MX-3GP

5V_S0

SB 1202

Signal inverter for speaker shutdown


+5V_SPK_AMP

C805
1AUD_CPVSS

AGND

AGND

SB 1202

2
AGND

SC1U10V3KX-3GP

AUD_SPK_ENABLE#

R504
100KR2J-1-GP

U55
AMP_MUTE#_R

G
2N7002A-7-GP
S

SB 1202

GAIN SETTING
+5V_SPK_AMP

R482
100KR2J-1-GP

R474
100KR2J-1-GP
2

DY
AUD_AMP_GAIN1

AUD_AMP_GAIN2
G110
R475
100KR2J-1-GP

DY

GAP-CLOSE

R483
100KR2J-1-GP

G111
1

AGND

AGND

GAP-CLOSE
G113

GAIN1

GAIN2

GAIN

6dB

GAP-CLOSE

10dB

15.6dB

21.6dB

1
1

G112
2

GAP-CLOSE

JV50

AGND

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

AUDIO AMP
Size

Document Number

Rev

SB

JV50
Date:
A

Thursday, January 08, 2009

Sheet
E

28

of

60

LINE IN

Internal Speaker

SB 1202
SPKR_R1
3
1

SPKR_R+
LIN1

3
4

LINE_IN_L_CONN

2
2

R505
R506

SPKR_LSPKR_L+
SPKR_RSPKR_R+

SPKR_R-

PHONE-JK329-GP

DY DY

22.10133.G21

3D3V_S0

SPKR_L1
SPKR_L+

DY DY

SPKR_L-

2
4
PTWO-CON2-3-GP

20.F1214.002

D29
1

20.F1214.002
3
1

3D3V_S0

D30
LINE_IN_R_CONN

2
4
PTWO-CON2-3-GP

10KR2J-3-GP
10KR2J-3-GP

DYDY

SPKR_LSPKR_L+
SPKR_RSPKR_R+

SC100P50V2JN-3GP
SC100P50V2JN-3GP
SC100P50V2JN-3GP
SC100P50V2JN-3GP

1
1

SRN75J-2-GP-U

28,51
28,51
28,51
28,51

1
1
1
1

LINE_IN_R_CONN

2
2
2
2

2
1

LINE_IN_R
LINE_IN_L

NP2
NP1
5
4
3
6
2
1

LINEIN_JD#_R

EC2
EC1
EC11
EC12

27
27

G117
GAP-CLOSE
1
2

LINEIN_JD#

1
LINE_IN_L_CONN

DY

DY

BAV99PT-GP-U

BAV99PT-GP-U

SB 1202

LINE_IN_L_CONN

LINE_IN_R_CONN

LINE OUT

27

METAL

RN78

L29

L30

LOUT1
NP2
NP1
27 AUD_SPDIF_OUT

5V_SPDIF_S0

5V_SPDIF_S0

C
B
A

74.05240.B7F

C773
SCD1U16V2ZY-2GP

DY
R452 2

DY

LINEOUT_JD#
28
28

RN75
2
1

SPKR_L+1
SPKR_R+1
2
1

DY

27

1
0R2J-2-GP

LOUT_L+1
LOUT_R+1

3
4
SRN75J-2-GP-U

SB 1202

RN74
DY
SRN1KJ-7-GP

5
4
3
2
1
7
6

METAL

SCD1U16V2ZY-2GP

G5240B2T1U-GP-U

C772

MLVS0603M04-1-GP

3
2
1

MLVS0603M04-1-GP

LOUT_L+1
LOUT_R+1

NC#3
GND
OUT

IN

EN#

DRIVE
IC

LED

LINEOUT_JD#
5V_S0

TX

U48

L31

L32

PHONE-JK332-GP

MLVS0603M04-1-GP

3
4

22.10133.G51

MLVS0603M04-1-GP

MIC IN

L33

MLVS0603M04-1-GP

AUD_MICIN_L

AUD_MICIN_R

L34

MLVS0603M04-1-GP

MICIN1

27

MIC_JD#

27 AUD_MICIN_R

1
1

R468
R472

27 AUD_MICIN_L

METAL

NP2
NP1
5
4
3
6
2
1

PHONE-JK330-GP

22.10133.G31

JV50

DYDY

3D3V_S0

10KR2J-3-GP
10KR2J-3-GP

2
2

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

1
AUD_MICIN_L 3

DY

DY

2
BAV99PT-GP-U

Wistron Corporation

D26
1

AUD_MICIN_R 3

3D3V_S0

D27

Title
2

AUDIO jack

BAV99PT-GP-U

Size

Document Number

Rev

SB

JV50
Date:
5

Thursday, January 08, 2009

Sheet
1

29

of

60

MDC 1.5 CONN

DIS
1
R263
1
R266

3D3V_S5

0R2J-2-GP

UMA

1D5V_S5

0R2J-2-GP

MDC1

13
NP1
1

SCD1U10V2KX-4GP

20.F0917.012

ACZ_BTCLK_MDC 12

C480

DY

R262 C481

C483
DUMMY-C2

SC33P50V2JN-3GP

SC22P50V2JN-4GP
2

TYCO-CONN12A-2-GP-U1

DY

SC22P50V2JN-4GP

DY

1 R267
2
0R0402-PAD
1

ACZ_BTCLK_MDC_A

C494 C491 C490 C485

1
13
14
15

11

12

16
17
18

3D3V_S5

SC1U16V3ZY-GP

UMA

74.09091.I3F

NC#4

BC3

UMA

5
1

VOUT

G9091-150T11U-GP
BC4

1D5V_S5

UMA

SC1U16V3ZY-GP

VIN
GND
EN

U16

1
2
3

SC22P50V2JN-4GP
2

-1

3D3V_S5

4
6
8
10
12
17
18

DY

DY

DY

3
5
7
9
11
NP2
16

ACZ_SYNC_A
ACZ_SDATAIN1_A
ACZ_RST#_A

DY

100KR2J-1-GP
2

ACZ_SDATAOUT_A

39R2J-L-GP
2
2 39R2J-L-GP
2 39R2J-L-GP
100R2F-L1-GP-U

C482
1
2

1D5V_S5_3D3V_S5_MDC

SC4D7U10V5ZY-3GP

1
R278
1
R2741
R2711
R270

12 ACZ_SYNC_MDC
12 ACZ_SDATAIN1
12 ACZ_RST#_MDC

SC22P50V2JN-4GP
2

12 ACZ_SDATAOUT_MDC

15
14
2

DY

C196
SC22U6D3V6KX-1GP

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Size
Date:

MDC

Document Number

Rev

JV50

Thursday, January 08, 2009

SB
Sheet

30

of

60

3D3V_S0

3D3V_D_S0

XD_CD#
SD_WP
SD_CD#
SD_DAT1/XD_D4
XD_D5/MS_BS
XD_D3/MS_D1
SD_DAT0/XD_D6/MS_D0
SD_DAT7/XD_D2/MS_D2
MS_INS#
SD_DAT6/XD_D7/MS_D3
SD_CLK/XD_D1/MS_CLK
SD_DAT5/XD_D0
SD_DAT4/XD_WP#
XD_R/B#
SD_DAT3/XD_WE#
SD_DAT2/XD_RE#
XD_ALE
XD_CE#
XD_CLE

SB 1202
1 R463
2
0R0603-PAD

CARD_3D3V_S0

DY

C785
SC1U10V3KX-3GP

TPAD14-GP

MODE_SEL
SD_CMD
1VBUS_LED

TP208

45
36
14
2
44

RREF

3D3V_D_S0

MODE_SEL
SD_CMD
GPIO0
RREF
RST#

5
4

MODE_SEL
1

USBPP11

13

USBPN11

R456
13
0R2J-2-GP

DY

2 R467
1
0R0402-PAD
2 R466
1
0R0402-PAD

USB_11+
USB_11-

SB 1202

DY
3D3V_D_S0

XDAL_CTR

C775
SC1U10V3KX-3GP

C779
SC47P50V2JN-3GP

2
2

0R3-0-U-GP

1RST#

PLT_RST1#

6
12
32
46

71.05159.00G

SB 1202

R453
100KR2J-1-GP
R454
7,13,25,32,33,35,36,51,52

GND
GND
GND
GND

12M_XO

DY

30
7
3

D3V3
D3V3

DP
DM

R465 1
2
6K19R2F-GP
RST#
1
2RST#_R
R455
0R3-0-U-GP

24
22

EEDO
EEDI

C774
SCD1U16V2ZY-2GP

NC#30
NC#7
NC#3

3V3_IN

EESK
EECS

DY

VREG

15
18

-1

MS_D5
MS_D4

AV_PLL

17
16

C782
SCD1U16V2ZY-2GP

DY

8
33
11

3D3V_D_S0

C783
SCD1U16V2ZY-2GP

3V_VBUS_S0

C789
SC4D7U6D3V3KX-GP

CARD_3V3

XTLO
XTLI

10

XTAL_CTR

1
VREG

2 R471
1
0R0603-PAD

3D3V_S0

AV_PLL

2 R464
1
0R0402-PAD

47
48

C784
SCD1U16V2ZY-2GP

VREG

SB 1202

13

SB 1202
1

C786
SC1U10V3KX-3GP

SP1
SP2
SP3
SP4
SP5
SP6
SP7
SP8
SP9
SP10
SP11
SP12
SP13
SP14
SP15
SP16
SP17
SP18
SP19

19
20
21
23
25
26
27
28
29
31
34
35
37
38
39
40
41
42
43

U51
RTS5159-GR-GP

2 R460
1
0R0402-PAD

SB 1202
3

CLK48_5158E

12M_XO

2 R459
1
0R0402-PAD

CARD_3D3V_S0

1
2

C796
SC4D7U10V5ZY-3GP

5 IN1 CARD-READER (SD/MMC/MS/XD/MS PRO)


B

C798
SCD1U16V2ZY-2GP

DY

SB 1202

CARD1
CARD_3D3V_S0

SB 1202
SD_DAT5/XD_D0

1 R494
2
0R0402-PAD

XD_D3/MS_D1

1 R484
2
0R0402-PAD

SD_DAT4/XD_WP#

SB 1208
A

SD_DAT0/XD_D6/MS_D0
SD_DAT1/XD_D4
SD_DAT2/XD_RE#
SD_DAT3/XD_WE#
SD_WP
SD_CD#
SD_CMD
SD_CLK/XD_D1/MS_CLK

EC51
EC55
EC52
EC57

DY
DY
DY
DY

EC54
EC53
EC58
EC56

1
1
1
1

2
2 SC22P50V2JN-4GP
2 SC22P50V2JN-4GP
2 SC22P50V2JN-4GP
SC22P50V2JN-4GP

1
1
1
1

2
2 SCD1U25V2ZY-1GP
2 SCD1U25V2ZY-1GP
2 SCD1U25V2ZY-1GP
SCD1U25V2ZY-1GP

1 R493
2
0R0402-PAD

23
14
33

SD_DAT5/XD_D0_1
SD_CLK/XD_D1/MS_CLK
SD_DAT7/XD_D2/MS_D2_1
XD_D3/MS_D1_1
SD_DAT1/XD_D4_1
XD_D5/MS_BS_1
SD_DAT0/XD_D6/MS_D0_1
SD_DAT6/XD_D7/MS_D3_1

8
9
26
27
28
30
31
32

XD_R/B#
SD_DAT2/XD_RE#_1
XD_CE#
XD_CLE
XD_ALE
SD_DAT3/XD_WE#_1
SD_DAT4/XD_WP#_1
XD_CD#

1
2
3
4
5
6
7
34
NP1
NP2

SD_VCC
MS_VCC
XD_VCC

SD_DAT0
SD_DAT1
SD_DAT2
SD_DAT3

XD_D0
XD_D1
XD_D2
XD_D3
XD_D4
XD_D5
XD_D6
XD_D7

SD_CMD
SD_CLK
SD_CD_SW
SD_WP_SW
MS_DATA0
MS_DATA1
MS_DATA2
MS_DATA3

XD_R/B
XD_RE
XD_CE
XD_CLE
XD_ALE
XD_WE
XD_WP
XD_CD_SW

MS_BS
MS_INS
MS_SCLK
4IN1_GND
4IN1_GND
4IN1_GND
4IN1_GND

NP1
NP2

25
29
10
11

SD_DAT0/XD_D6/MS_D0_1
SD_DAT1/XD_D4_1
SD_DAT2/XD_RE#_1
SD_DAT3/XD_WE#_1

2
2
2
2

R486
R485
R488
R489

10R0402-PAD
10R0402-PAD
10R0402-PAD
10R0402-PAD

SD_DAT0/XD_D6/MS_D0
SD_DAT1/XD_D4
SD_DAT2/XD_RE#
SD_DAT3/XD_WE#

12
24
36
35

SD_CMD_1
SD_CLK/XD_D1/MS_CLK
SD_CD#
SD_WP

2 R490

10R0402-PAD

SD_CMD

19
20
18
16

SD_DAT0/XD_D6/MS_D0_1
XD_D3/MS_D1_1
SD_DAT7/XD_D2/MS_D2_1
SD_DAT6/XD_D7/MS_D3_1

2 R492
2 R491

10R0402-PAD
10R0402-PAD

SD_DAT7/XD_D2/MS_D2
SD_DAT6/XD_D7/MS_D3

21
17
15

XD_D5/MS_BS_1
MS_INS#
SD_CLK/XD_D1/MS_CLK

2 R487

10R0402-PAD

XD_D5/MS_BS

13
22
38
37

JV50
A

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CARD-PUSH-36P-5-GP

20.I0081.011
Title

Cardreader RTS5159
Size

Rev

SB

JV50
Date:

Document Number

Thursday, January 08, 2009

Sheet
1

31

of

60

NEW1
NP2
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2

13 PCIE_TXP5
13 PCIE_TXN5
4

13 PCIE_RXP5
13 PCIE_RXN5
3 CLK_PCIE_NEW
3 CLK_PCIE_NEW#

3D3V_NEW_S0

TPAD14-GP TP159

3D3V_NEW_LAN_S5

TPS2231_PERST#

13,25 PCIE_WAKE#
RN43
13,15,25,33
13,15,25,33

1
2

SMB_DATA
SMB_CLK

1D5V_NEW_S0

DY

4
3

SRN33J-5-GP-U
13
13

CPPE#
NEW_PIN16

R252 1 PCIE_WAKE#_NEW
2
0R2J-2-GP DY

SMB_DATA_NEW
SMB_CLK_NEW
TPAD14-GP TP156
TPAD14-GP TP155

1CONN_TP1
1CONN_TP2
CPUTSB#

USBPP5
USBPN5

NEW2

CARDBUS2P-21-GP-U

21.H0182.001
NEW

1
NP1
CARDBUS26P-20GP-U

62.10081.131
NEW

U27

1D5V_NEW_S0
1D5V_NEW_S0

11
13

3D3V_S0
3D3V_S0

2
4

3D3V_NEW_S0
3D3V_NEW_S0

3
5

1_5VIN
1_5VIN

3_3VIN
3_3VIN
3_3VOUT
3_3VOUT

18
16

AUXIN
AUXOUT

1_5VOUT
1_5VOUT

CPUSB#
CPPE#
STBY#
SYSRST#
PERST#
OC#
SHDN#

17
15
9
10
1
6
8
19
20

3D3V_S5
3D3V_NEW_LAN_S5
RN49
2
3
3D3V_S5
DY
1
4
SRN100KJ-6-GP
PM_SLP_S3# 13,34,35,39,43,46
PLT_RST1#_NEW
TPS2231_PERST#
CPUTSB#
CPPE#

SB 1202

14
12

2 R269
1
0R0402-PAD

1D5V_S0
1D5V_S0

C484
SC33P50V2JN-3GP

PM_SLP_S4# 13,35,39,43,44

PLT_RST1# 7,13,25,31,33,35,36,51,52

NEW

RCLKEN
GND
GND

NC#16

21
7

G577DSR91U-GP

74.00577.C73
NEW

Place them Near to Chip

Place them Near to Connector

3D3V_S0

3D3V_NEW_S0

1D5V_NEW_S0

SB 1202
1

3D3V_NEW_LAN_S5

SB 1202

JV50
1

1
2

DY

1
2

1
2

C477

NEW

Wistron Corporation

C476
SCD1U16V2ZY-2GP

DY

C475

SCD1U16V2ZY-2GP

C487

NEW
SC1U10V3ZY-6GP

C489

SCD1U16V2ZY-2GP

NEW
SC1U10V3ZY-6GP

C486
SCD1U16V2ZY-2GP

NEW
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

NEW CARD
Size
Date:

Document Number

Rev

JV50

Thursday, January 08, 2009

SB
Sheet
E

32

of

60

Mini Card Connector(WLAN)


Support debug-card

E51_RxD
E51_TxD
PCIE_RXN2
PCIE_RXP2

13 PCIE_TXN2
13 PCIE_TXP2
3D3V_S0

SB 1202
1 R15
2
0R0402-PAD

5V_S5

5V_S5_MIN1

17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
NP2
54

18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52

PLT_RST1#_MINI1

2E51_RxD_1 17
2E51_TxD_1 19
21
23
13 PCIE_RXN3
25
13 PCIE_RXP3
27
29
31
13 PCIE_TXN3
33
13 PCIE_TXP3
35
37
-1
1 R268
2 3D3V_S0_MIN1_1
39
3D3V_S0
0R0402-PAD
41
1
2
43
3D3V_S5
R264DY
0R2J-2-GP
45
47
49
1
25V_S5_MIN2
51
5V_S5
R261 DY
0R2J-2-GP
NP2
54
SB 1211

18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52

SMB_CLK_MINI1
SMB_DATA_MINI1

WIRELESS_EN 35
PLT_RST1# 7,13,25,31,32,35,36,51,52

1 R34
2
0R0402-PAD

R26
R20

3 CLK_PCIE_MINI2#
3 CLK_PCIE_MINI2

10KR2J-3-GP
1
DY 2
R42

1
1DY

2
0R2J-2-GP
2
0R2J-2-GP

DY

35
35

USBPN3 13
USBPP3 13
LED_WWAN#

TP22

R279
R277

E51_RxD
E51_TxD

SMB_CLK 13,15,25,32
SMB_DATA 13,15,25,32

TPAD14-GP
WLAN_LED# 38

SKT-MINI52P-20-GP

0R2J-2-GP

SIM_CCVCC
SIM_CCIO_1
SIM_CCCLK_1
SIM_CCRST_1
SIM_CCVPP
1R281

DY

1
R285

1
MINI3_PWR

MINI2_PWR

DY

0R2J-2-GP
1
0R2J-2-GP
1

2
4
6
8
10
12
14
16

modify by RF

C33
SC100P50V2JN-3GP

-1

3
5
7
9
11
13
15

SB 1202
DY

R259
0R0402-PAD

4
6
8
10
12
14
16

-1

DY

R275
0R0402-PAD

1
R276

1
2

3
5
7
9
11
13
15

DY

MINI2
53
NP1
1

MINI1_PWR

35
35
13
13

R27
0R3-0-U-GP

3 WLAN_CLKREQ#
3 CLK_PCIE_MINI1#
3 CLK_PCIE_MINI1

1D5V_S0

DY
2

3D3V_S5 3D3V_S0
3D3V_S5

R29
0R0603-PAD
MINI1

3D3V_S0

SB 1202
3D3V_S0

53
NP1
1

Mini Card Connector(Robson2 and 3G)

3D3V_S5

3D3V_S0
1D5V_S0

0R2J-2-GP

C478
SC47P50V2JN-3GP

DY

DY 2 100KR2J-1-GP

MINI2_EN
R280 1
2
PLT_RST1# 7,13,25,31,32,35,36,51,52
0R0402-PAD

PLT_RST1#_MINI2
1
2
C492 SC47P50V2JN-3GP

DY

SMB_CLK_MINI2
SMB_DATA_MINI2

1
R273 1
R272

DY
DY

2
2

SMB_CLK 13,15,25,32
SMB_DATA 13,15,25,32

0R2J-2-GP
0R2J-2-GP

USBPN10 13
USBPP10 13
3G_LED#_L
WLAN_LED_1#

SB 1202
PLT_RST1#_MINI2

C872
1

SKT-MINI52P-13-GP

20.F1117.052

SC33P50V2JN-3GP

62.10043.461

SIM_CCVCC
C495
1
2

SB 1210
3G_LED#_L

1
R265

WLAN_LED#

1
R16

WIRELESS_EN

1
R43

35

DY
1

3G_EN

R50

3G_LED#
0R2J-2-GP
2 WLAN_LED_1#
0R2J-2-GP
MINI2_EN
2
0R2J-2-GP
2
0R2J-2-GP
2

SC4D7U6D3V3KX-GP
C497
DY
1
2

3G_LED# 38

SCD01U25V2KX-3GP

SIM1
SIM_CCVCC
SIM_CCVPP
SIM_CCRST_1 2R282
SIM_CCCLK_1 2R283
SIM_CCIO_1
2R284

C1
C6

SIM_CCRST C2
0R0402-PAD
1
SIM_CCCLK C3
0R0402-PAD
1
SIM_CCIO
0R0402-PAD
1
C7

VCC
VPP
GND
GND
GND
GND

RST
CLK
I/O

7
8
9
C5

CARDBUS6P-2-GP

Place near MINI1


1D5V_S0

3D3V_S0

1
2

C493
SCD1U16V2ZY-2GP

1
2

C496
SCD1U16V2ZY-2GP

1
2

C479
SC1U10V3ZY-6GP

1
2

C474
SCD1U16V2ZY-2GP

1
2

C473
SC1U10V3ZY-6GP

1
2

C28
SCD1U16V2ZY-2GP

1
2

C29
SCD1U16V2ZY-2GP

1
2

C13
SC1U10V3ZY-6GP

1
2

C524
SCD1U16V2ZY-2GP

1
2

C523
SC1U10V3ZY-6GP

MINI1_PWR

C542
SCD1U16V2ZY-2GP

1D5V_S0
MINI2_PWR

SB 1202

DY

20.I0065.001

Place near MINIC2


3D3V_S0

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Size
A3
Date:
5

MINI CARD

Document Number

Rev

JV50
Thursday, January 08, 2009

SB
Sheet
1

33

of

60

5V_S0

For AFTE

EMC2102_FAN_TACH_1

D18
EMC2102_FAN_TACH

C42
SCD1U16V2ZY-2GP

51
51

3
2

2nd = DY

EMC2102_FAN_DRIVE

RB551V30-GP
83.R5003.H8H

EMC2102_FAN_DRIVE

FAN1

EMC2102_FAN_TACH_1

1
2

10KR2J-3-GP

C54
SC4D7U6D3V3KX-GP

DY

DY

*Layout* 15 mil

R334
1

3D3V_S0
5V_S0

EMC2102_FAN_TACH_1

EMC2102_FAN_DRIVE

R338
10KR2J-3-GP
R335 1
2
0R0402-PAD

C555
SC22U6D3V5MX-2GP

D20
CH551H-30PT-GP

DY

ACES-CON3-GP-U1

20.F0714.003

83.R5003.C8F

SB 1202

23

24

25

22
SMDATA

SMCLK

VDD_5Vb

26

EMC2102-DZK-GP

20
ALERT#

19

17

2 R37
0R2J-2-GP

CLK_32K

18

PURE_HW_SHUTDOWN#

SRN10KJ-5-GP

EM2102_RESET#

15

GND = Internal Oscillator Selected


+3.3V = External 32.768kHz Clock Selected
3D3V_S5
PWROK

R41
2
0R2J-2-GP

DY
1

13,32,35,39,43,46

PM_SLP_S3#

EMC2102_SHDN

3D3V_S0

VGATE_PWRGD

1
2

1
R56
10KR2F-2-GP

V_DEGREE

CLK_32K

SCD1U16V2ZY-2GP

TRIP_SET Pin Voltage


V_DEGREE
=(((Degree-75)/21)
R48
2K8R2F-GP

3D3V_AUX_S5

Q8
2N7002EDW-GP

R17
10KR2J-3-GP

D2
BAT54-7-F-GP
JV50

Wistron Corporation

41,42,43,44,45,46
RSMRST# 35,39
2

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

(dummy, KBC already delay)


R18
100KR2J-1-GP

DY
2

CPUCORE_ON

DY
2

PM_SUS_CLK 13

PURE_HW_SHUTDOWN#

GND

R30
240KR3-GP

SCD1U16V2ZY-2GP

PURE_HW_SHUTDOWN#

GND = Fan is OFF


OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

C40

PWROK 7,13

3D3V_S0

13,41

C46

1
10KR2J-3-GP

DY
2

EMC2102_FAN_mode

R62

84.27002.F3F
2nd = 84.DMN66.03F

C23
1

DY

10KR2J-3-GP

CLK_32K_R

73.01G08.L04

RSMRST#

VCC

74LVC1G08GW-1-GP

R59

R38
10R2J-2-GP
1
2

10KR2J-3-GP

RUN_POWER_ON

DY

SCD1U16V2KX-3GP

U2
EM2102_RESET#

C372 must be near EMC2102

2
1

DY

C76
SC470P50V2KX-3GP

3.HW T8 sensor

3D3V_S0

RN12
3
4

R66

Layout notice : Both DN3 and DP3 routing


10 mil trace width and 10 mil spacing

Q11
MMBT3904-4-GP
C65
B
SC470P50V2KX-3GP

THRM# 13

DY

EMC2102_CLK_SEL

74.02102.A73

84.T3904.C11

16

POWER_OK#

THERMTRIP#

NC#15

R36
8K2R2J-3-GP

21

14

FANb

RESET#

DP3

NC#8

GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled

C375 must be near Q8

27

DN3

C373 must be near EMC2102

2.System Sensor, Put between CPU and NB.

FANa

CLK_SEL

13

CLK_IN

DP2

SYS_SHDN#

EMC2102_DP3

ALERT#

EMC2102
DN2

12

EMC2102_DN3

DP1

TRIP_SET

FAN_MODE

EMC2102_DP2

11

DY

SC470P50V2KX-3GP
C488

EMC2102_DN2

1
2

84.T3904.C11

Layout notice : Both DN2 and DP2 routing


10 mil trace width and 10 mil spacing

GND

SHDN_SEL

1.For CPU Sensor

NC#21

DN1

Q19
MMBT3904-4-GP C64
SC470P50V2KX-3GP
B

28

VDD_3V

C374 must be near Q7

3D3V_S0

1
1

SC470P50V2KX-3GP
Layout notice :
C63
Both H_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing

H_THERMDA

10

H_THERMDC

TACH

SCD1U16V2KX-3GP

VDD_5Va

U4

GND

C62

29

EMC2102_VDD_3D3

2
R68
49D9R2F-GP

SMBC_Therm 35,56
SMBD_Therm 35,56

3D3V_S0

C15
DY
SCD1U16V2ZY-2GP

Title
Size
Date:

Thermal/Fan Controllor

Document Number

JV50

Thursday, January 08, 2009

Rev

SB
Sheet

34

of

60

ECSWI#_KBC

THER_SDA
THER_SCL
47,48 BAT_SDA
47,48 BAT_SCL

81

NUM_LED

84
83
82
91

111
113
112

E51_TxD
E51_RxD

114
14
15

38 DC_BATFULL
18 LCD_CB_SEL
42,51 S5_ENABLE

SMB

SP

GPIO66/G_PWM

GPIO77
GPIO76/SHBM
GPIO75
GPIO81

-1
VCORF

44

SER/IR

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

SCD1U16V2ZY-2GP

1
64
95
93
94
119
6
109
120
65
66
16
17
20
21
22
23
24
25
26
27
28
73
74
75
110

KBC_THERMALTRIP#
CRT_DEC#

2
1KBC_XO_R

39

R152

R147

KBC_XI_R 1

1 R365

0R0402-PAD
UMA_DISCRETE#

79
30
63
117
31
32
118
62

13,51 PM_PWRBTN#
38
Volume_Down#
27 KBC_BEEP
13
EC_TMR
18 BRIGHTNESS

13
12
11
10
71
72

38 BACKUP_BTN#
38 PWR_CON_LED
38 AC_IN_LED
38 PWR_CON_BTN#
37 TPDATA
37 TPCLK

PWRLED 38
STDBY_LED 38
CAP_LED 38
AD_OFF
48
RSMRST#_KBC 13
PM_SLP_S4# 13,32,39,43,44
CHARGE_LED 38
Model_ID1
SPI_WP_R#

77

KBC_XO

19

Volume_Up# 38
3G_EN
33

Model_ID0

KBC_XI

27,28 AMP_SHUTDOWN#

PM_SLP_S3# 13,32,34,39,43,46
KBC_PWRBTN# 38
AC_IN#
47

LID_CLOSE#
SB_ID

36
36
36
36

SPI_WP# 36
TP_LOCK_LED 38
BLON_OUT 18

32KX1/32KCLKIN

KBSOUT0/JENK#
KBSOUT1/TCK
KBSOUT2/TMS
KBSOUT3/TDI
KBSOUT4/JEN0#
KBSOUT5/TDO
KBSOUT6/RDY#
KBSOUT7
KBSOUT8
KBSOUT9
KBSOUT10
KBSOUT11
KBSOUT12/GPIO64
KBSOUT13/GPIO63
KBSOUT14/GPIO62
KBSOUT15/GPIO61/XOR_OUT
GPIO60/KBSOUT16
GPIO57/KBSOUT17

10MR2J-L-GP

86
87
90
92

SPIDI
SPIDO
SPICS#
SPICLK

32KX2
GPIO55/CLKOUT
GPIO14/TB1
GPIO20/TA2
GPIO56/TA1
GPIO15/A_PWM
GPIO21/B_PWM
GPIO13/C_PWM

GPIO12/PSDAT3
GPIO25/PSCLK3
GPIO27/PSDAT2
GPIO26/PSCLK2
GPIO35/PSDAT1
GPIO37/PSCLK1

F_SDI
F_SDO
F_CS0#
F_SCK

KBC

53
52
51
50
49
48
47
43
42
41
40
39
38
37
36
35
34
33

KCOL1
KCOL2
KCOL3
KCOL4
KCOL5
KCOL6
KCOL7
KCOL8
KCOL9
KCOL10
KCOL11
KCOL12
KCOL13
KCOL14
KCOL15
KCOL16
KCOL17
KCOL18

54
55
56
57
58
59
60
61

KROW1
KROW2
KROW3
KROW4
KROW5
KROW6
KROW7
KROW8

85

ECRST#

FIU

VCC_POR#

51
51
51
51
51
51
51
51

RN64

1KBC_THERMALTRIP#
2LID_CLOSE#
3LOW_PWR
4ECRST#
SRN10KJ-6-GP
Q13
34,39

RN67

4KA20GATE
3KBRCIN#

BLON_IN

UMA
1
R367

3D3V_S0

13

BLON_IN

BAT_IN#
100KR2J-1-GP

AD_OFF

2
10KR2J-3-GP

SB 1202 SC 1222 -1

DIS
1
R369

3D3V_S5

2
100KR2J-1-GP

DY
3D3V_AUX_S5

2
R368

2
R364

1
1KR2J-1-GP

SRN10KJ-6-GP

3ECSWI#_KBC

ECSWI#

UMA_DISCRETE# 1
R366

E51_TxD
10KR2J-3-GP

PCB_VER0
PCB_VER1
CH731UPT-GP

R395

DY

10KR2J-3-GP

10KR2J-3-GP

83.R0304.A8H

Internal KeyBoard
Connector

R394

10KR2J-3-GP

1ECSCI#_KBC

1
R392

DIS

E51_RxD
10KR2J-3-GP

DY
8
7
6
5

C645
SC1U10V3KX-3GP

B
MMBT3906-4-GP

10KR2J-3-GP

13

ECSCI#_1

0R2J-2-GP

1
R391

RN65
E51_TxD 1
DBC_EN 2
SB_ID
3
Model_ID0 4

GMCH_BL_ON

SRN10KJ-5-GP

SB 1208
D6

RSMRST#

84.T3906.A11
2

R372

1
2

3D3V_S0

SMBC_Therm 34,56
SMBD_Therm 34,56

8
7
6
5

-1
2 0R0402-PAD
2 0R0402-PAD

KROW1
KROW2
KROW3
KROW4
KROW5
KROW6
KROW7
KROW8

3D3V_AUX_S5

C609
SCD1U16V2ZY-2GP

71.00773.00G

R502 1
R503 1

51
51
51
51
51
51
51
51
51
51
51
51
51
51
51
51
51
51

WPCE773LA0DG-GP

VCORF

WPCE773LA0DG-GP

THER_SCL
THER_SDA

KCOL1
KCOL2
KCOL3
KCOL4
KCOL5
KCOL6
KCOL7
KCOL8
KCOL9
KCOL10
KCOL11
KCOL12
KCOL13
KCOL14
KCOL15
KCOL16
KCOL17
KCOL18

KBSIN0
KBSIN1
KBSIN2
KBSIN3
KBSIN4
KBSIN5
KBSIN6
KBSIN7

PS/2

LOW_PWR 25
ENERGY_DET 25
BT_LED
38
USB_PWR_EN# 24,51

GND
GND
GND
GND
GND
GND

10KR2J-3-GP

AGND

TP191 TPAD14-GP
FP_DETECT# 37,51

PCB_VER0
PCB_VER1

5
18
45
78
89
116

1
R507

GPIO

GPIO01/TB2
GPIO03
GPIO06
GPIO07
GPIO23
GPIO24
GPIO30
GPIO31
GPIO32/D_PWM
GPIO33/H_PWM
GPIO40/F_PWM
GPIO42/TCK
GPIO43/TMS
GPIO44/TDI
GPIO45/E_PWM
GPIO46/TRST#
GPIO47
GPIO50/TDO
GPIO51
GPIO52/RDY#
GPIO53
GPIO70
GPIO71
GPIO72
GPO82/TRIS#

101
105
106
107

1 10KR2J-3-GP

DY
2 OF 2

U14B
R151
33KR2J-3-GP

DY

S5_ENABLE

SPI

GPO83/SOUT_CR/BADDR1
GPIO87/SIN_CR
GPO84/BADDR0
GPIO16
GPIO34
GPIO36

2
4

80

19
46
76
88
115
VCC
VCC
VCC
VCC
VCC

AVCC

VDD

GPIO74/SDA2
GPIO73/SCL2
GPIO22/SDA1
GPIO17/SCL1

103

33
33

GPI94
GPI95
GPI96
GPI97

D/A

SB 1208
23 BLUETOOTH_EN
18 DBC_EN
33 WIRELESS_EN
38 WLAN_TEST_LED

2 R98

82.30001.841

R373

DY

PlanarID
(1,0)
SA: 0,0
SB: 0,1
SC: 1,0
-1: 1,1

38

1
X-32D768KHZ-40GPU

10MR2J-L-GP

BATTERY----->

68
67
69
70

MEDIA_INT

AD_IA
47
TP_LOCK_BTN# 38
WIRELESS_BTN# 38
BT_BTN# 38

THERMAL----->
5V_AUX_S5

97
98
99
100
108
96

C136
SC7P50V2DN-2GP

BLON_IN

104

FOR KBC DEBUG

56

GPI90/AD0
GPI91/AD1
GPI92/AD2
GPI93/AD3
GPIO05
GPIO04

LPC

SB 1202

3
C169
SC7P50V2DN-2GP

VREF

A/D

X3

SB 1202

DY

ECSCI#_KBC

2PCLK_KBC_RC

C610

R393
0R2J-2-GP

C630

GPIO10/LPCPD#
LRESET#
LCLK
LFRAME#
LAD0
LAD1
LAD2
LAD3
SERIRQ
GPIO11/CLKRUN#
KBRST#
GA20
ECSCI#/GPIO54
GPIO65/SMI#
GPIO67/PWUREQ#

C135

DY
SC4D7P50V2CN-1GP

124
7
2
3
126
127
128
1
125
8
122
121
29
9
123

SC4D7U6D3V3KX-GP

12,36,51 LPC_LFRAME#
12,36,51 LPC_LAD0
12,36,51 LPC_LAD1
12,36,51 LPC_LAD2
12,36,51 LPC_LAD3
13 INT_SERIRQ
13 PM_CLKRUN#
12
KBRCIN#
12
KA20GATE

102

BAT_IN#

PCLK_KBC

2
1

DY

U14A
1 OF 2

C639

EC37

3D3V_S0

GPIO41

1
2

SC27P50V2JN-2-GP

48

C611

SCD1U16V2ZY-2GP

PLT_RST1#_1

TPAD14-GP TP215

DY

C629

SB 1202

100R2J-2-GP
C613

C643

C646

SCD1U16V2ZY-2GP

SC1U16V3ZY-GP

R388

2 R401

0R0603-PAD

PLT_RST1#

3D3V_AUX_S5

-1
3D3V_AUX_S5_KBC

SC4D7U6D3V3KX-GP

DY
DY

C555,C556 colse to Pin VDD

7,13,25,31,32,33,36,51,52

C638

C626

DY

C615

THER_SCL
THER_SDA

3D3V_AUX_S5

BAT_SCL
BAT_SDA

C177
SC4D7U6D3V3KX-GP

1
2
3
4

DY

SCD1U16V2ZY-2GP

8
7
6
5

SRN4K7J-10-GP

EC43

RN23

SB 1202

3D3V_S0

SCD1U16V2ZY-2GP

-1

3D3V_S0

SC4D7U6D3V3KX-GP

3D3V_AUX_S5

KB1
PTWO-CON26-1-GP

20.K0326.026

Cover Up Switch
3D3V_AUX_S5

28

LID1
R397
LID_CLOSE#

100R2F-L1-GP-U

VDD

LID_CLOSE#_1 1

GND
1

ME268-002-GP

KCOL2
KCOL3
KCOL4
KCOL5
KCOL6
KCOL7
KCOL8
KCOL9
KCOL10
KCOL11
KCOL12
KCOL13
KCOL14
KCOL15
KCOL16
KCOL17
KCOL18

KCOL1

KROW1
KROW2
KROW3
KROW4
KROW5
KROW6
KROW7
KROW8

OUT

74.00268.07B
2

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

27

2nd source:20.F00984.002

C627
SCD22U16V3KX-2-GP

C623
SC1U16V3ZY-GP
TP_LOCK_BTN#1

TP192TPAD14-GP

Model_ID1

TP185TPAD14-GP

TP_LOCK_LED 1

TP182TPAD14-GP

MB PIN DEFINE 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

K/B
24

Title

Size
A2
Date:
A

KBC WPC773
Document Number

Rev

SB

JV50
Thursday, January 08, 2009

Sheet

35

of

60

5
6
7
8

EC44

DY
4

3D3V_AUX_S5

SRN10KJ-6-GP
RN29

4
3
2
1

SCD1U16V2ZY-2GP

3D3V_AUX_S5

SPI_HOLD#
U19
SPICS#
SPIDI
SPI_W P#

ER1
1

233R2J-2-GP

1
2
3
4

SPI_DI
SPI_W P#

CS#
SO/SIO1
WP#/ACC
GND

VCC
HOLD#
SCLK
SI/SIO0

8
7
6
5

SPI_HOLD#
SPICLK
SPIDO

SPICLK
SPIDO

35
35

35
35
35

EC41

DY
2

SC4D7P50V2CN-1GP

16M Bits
SPI FLASH ROM

EC40

DY
2

72.25165.A01

SC4D7P50V2CN-1GP

SC4D7P50V2CN-1GP

MX25L1605DM2I-12G-GP

DY

EC38

GOLDEN FINGER FOR DEBUG BOARD


SB 1202

DB1
3D3V_S0
12,35,51 LPC_LAD0
12,35,51 LPC_LAD1
12,35,51 LPC_LAD2
12,35,51 LPC_LAD3
12,35,51 LPC_LFRAME#
7,13,25,31,32,33,35,51,52 PLT_RST1#
3,51

PCLK_FW H

1
2
3
4
5
6
7
8
9
10
11
12
MLX-CON10-7-GP

JV50

20.D0183.110
DY

Wistron Corporation

21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

BIOS

Size
Date:
A

Document Number

Rev

JV50

Thursday, January 08, 2009


D

SB
Sheet

36

of
E

60

For AFTE

TOUCH PAD

51
51

51 TP_RIGHT

2
1

DY

DY

EC20
SC100P50V2JN-3GP

DY

EC19
SC100P50V2JN-3GP

TP_DATA
TP_CLK

EC17
SC100P50V2JN-3GP

4
3

SC100P50V2JN-3GP

1
2
SRN33J-5-GP-U

EC18

12
11
10
9
8
7
6
5
4
3
2

RN27
TPDATA
TPCLK

TPCN1
14

1
2

DY EC16

1
2
4
3

SRN10KJ-5-GP

35 TPDATA
35 TPCLK

TP_DATA
TP_CLK

TP_DATA
TP_CLK
TP_LEFT
TP_RIGHT

SCD1U10V2KX-4GP

SCD1U10V2KX-4GP

DY EC15

RN28

TP_DATA
TP_CLK

5V_S0

5V_S0

DY

51 TP_LEFT

13
PTWO-CON12-3-GP-U

20.K0370.012

12

T/P

Finger printer

3D3V_S0

3D3V_FP_S0

For AFTE
USBPP6_1
USBPN6_1

USBPP6_1
USBPN6_1

51
51
R199
0R0603-PAD
2

FPCN1
13
1

13
USBPP6
13
USBPN6
35,51 FP_DETECT#
51
51

2
2

3D3V_FP_S0
R197 10R0402-PAD
R198 10R0402-PAD

TP_LEFT
TP_RIGHT

USBPP6_1
USBPN6_1

2
3
4
5
6
7
8
9
10
11
12

JV50

14
PTWO-CON12-3-GP-U

Wistron Corporation

20.K0370.012

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

Touch PAD and FP


Size

Document Number

Rev

SB

JV50
Date:
5

Thursday, January 08, 2009

Sheet
1

37

of

60

LED
SRN300J-1-GP
FRONT_PWRLED#_Q 4
STDBY_LED#_Q
3
DC_BATFULL#_Q
2
CHARGE_LED#_Q
1

DTC143ZUB-GP

84.00143.G1K
Q29

Power LED

DTC143ZUB-GP
33

Q36

1
R1

3D3V_AUX_S5

Charger LED

DC_BATFULL#_Q

R1
2
R2

33

Q37

83.19223.A70

3G

83.00190.S70
1

OUT

PWR_LED2
A

84.00143.J11
5V_S5

84.00143.G1K
Q2
FRONT_PWRLED#_234

83.01221.I70

PWR_LED3
A

SRN200J-GP

35 WLAN_TEST_LED

12

FRONT_PWRLED#_56

R1

AC_IN_LED

FRONT_PWRLED#_78

3
R1

1
2
3
4

8
7
6
5

FRONT_PWRLED#_5
FRONT_PWRLED#_6
FRONT_PWRLED#_7
FRONT_PWRLED#_8

PWR_LED5
A

3
35

NUM_LED

DTC143ZUB-GP

PWR_LED7
A

5V_S5

35

CAP_LED

R2

Q16

TP_LED1
3

35 TP_LOCK_LED

DY SRN470J-3-GP

5V_S5

Q25
3

1
2
3
4
5
6

PWR_CON_BTN#_1 51
PWR_CON_LED# 51
Volume_Up#_1 51
Volume_Down#_1 51

SRN10KJ-6-GP

3D3V_S0
PWR_CON_BTN#_1
PWR_CON_LED#
Volume_Up#_1
Volume_Down#_1

8
PTWO-CON6-12-GP

20.K0382.006
3D3V_AUX_S5

BK_SW1

TP_SW1

PWR_SW1
3

KBC_PWRBTN#_1

5
2

4
2

PWR_CON_BTN#_1
PWR_CON_LED#
Volume_Up#_1
Volume_Down#_1
R8
10KR2J-3-GP

Power Button

SW-TACT-119-GP

SW-TACT-119-GP

SW-TACT-119-GP

SW-TACT-119-GP

SW-TACT-119-GP

62.40009.671

62.40009.671

62.40009.671

62.40009.671

62.40009.671

EC36
EC35
EC34
EC33

1
DY
1
DY
1
DY
1
DY

2
2
2
2

SC220P50V2JN-3GP
SC220P50V2JN-3GP
SC220P50V2JN-3GP
SC220P50V2JN-3GP

JV50
1

R9
G1
470R2J-2-GP
GAP-OPEN

KBC_PWRBTN#

35

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

WLAN_SW1

SC1U16V3ZY-GP

PWR_CON_BTN#_1
PWR_CON_LED#
Volume_Up#_1
Volume_Down#_1

TP_LOCK_BTN#_1

C533
1

PSCN1

TP Button

SB 1202

For AFTE

BACKUP_BTN#_1

84.00143.G1K

SRN10KJ-6-GP
RN5
1
8
2
7
3
6
4
5

BK Button

PWR_CON_LED#

R1

DTC143ZUB-GP

WIRELESS_BTN#_1

3D3V_S0

83.00190.S70

R2

WLAN Button

BT_SW1

1
LED-Y-29-GP

84.00143.G1K
1

8
7
6
5

BLT_BTN#_1

2TP_LOCK_LED#_R 2
75R2J-1-GP

DTC143ZUB-GP

35 PWR_CON_LED

BT Button
A

TP_LOCK_LED# 1
R250

2
R2

EC42

DY

R1

EC4

5V_S0

83.00193.A70

DY

SCD1U16V2ZY-2GP
2
1

EC5

DY

SCD1U16V2ZY-2GP
2
1

SCD1U16V2ZY-2GP
2
1

SCD1U16V2ZY-2GP
2
1

SRN470J-3-GP
RN6
1
8 BLT_BTN#_1
2
7 WIRELESS_BTN#_1
3
6 BACKUP_BTN#_1
4
5 TP_LOCK_BTN#_1

A
LED-B-98-GP

84.00143.G1K

35 PWR_CON_BTN#
35
Volume_Up#
35
Volume_Down#

CAP_LED1
CAP_LED#

R1

DTC143ZUB-GP
5V_S5

RN51
PWR_CON_BTN#_1 1
Volume_Up#_1
2
Volume_Down#_1
3
4

5V_S0

83.00193.A70

8
7
6
5

83.00193.A70
K

LED-B-98-GP

RN52

SRN100J-3-GP
3

3D3V_S0
1
2
3
4

4NUM_LED#_R
3CAP_LED#_R

1
2

Q7

83.00193.A70
PWR_LED8
A

5V_S0

LED-B-98-GP

RN8

LED-B-98-GP

MEDIA_LED1
A

NUM_LED1

-1

84.00143.G1K

83.00193.A70

-1

LED-B-98-GP

84.00143.G1K

EC6

NUM_LED#

R1

DTC143ZUB-GP

5V_S5

83.00193.A70

SRN330J-1-GP

SB 1202

MEDIA_LED#_R

LED-B-98-GP
PWR_LED6
K
A

2
R2

83.00193.A70

R2
RN4
FRONT_PWRLED#_56
FRONT_PWRLED#_56
FRONT_PWRLED#_78
FRONT_PWRLED#_78

Q35

35
BT_BTN#
35 WIRELESS_BTN#
35 BACKUP_BTN#
35 TP_LOCK_BTN#

2 R12
100R2J-2-GP

MEDIA_LED#

Q6

83.01221.I70

SB 1202 1215

2
R2

84.00143.G1K
1

5V_S5

LED-B-77-GP-U2

DTC143ZUB-GP

0R3-0-U-GP
1
5V_S0

BT

LED-B-98-GP

PWR_LED4
K
A

FRONT_PWRLED#_4

Q3
35

3G

83.01221.I70

84.00143.G1K
3

R104

83.00190.L70

3G/BT LED

Q5
2N7002-11-GP
G

0R3-0-U-GP
1
3D3V_S0

LED-B-77-GP-U2

R2
DTC143ZUB-GP
C

3G

5V_S5

R1

PWRLED

FRONT_PWRLED#_2
FRONT_PWRLED#_3

8
7
6
5

DTC143ZUB-GP

Q1
2N7002-11-GP
WLAN_TEST_LED

LED-B-77-GP-U2

1
2
3
4

3G/BT

RN3
FRONT_PWRLED#_234
FRONT_PWRLED#_234
FRONT_PWRLED#_234

3GBT_LED1
R58
13G/BT_LED#_2
2
LED-G-138-GP

3G/BT
D

-1

23G/BT_LED#_R 2
75R2J-1-GP

1
R14

CHARGE_LED#_Q

3
R2

35

3G/BT_LED#_1

CHDTA143ZUPT-GP

R1

3D3V_S0

84.00143.J11

Q31
1

WLAN_LED1
1

3G_LED#

LED-OB-2-GP

84.00143.G1K

CHARGE_LED

2WLAN_LED#_R 2
75R2J-1-GP

1
R7

LED-Y-29-GP

DTC143ZUB-GP

35

WLAN LED
WLAN_LED#_1

CHDTA143ZUPT-GP

R1

Q30

R2

84.00143.G1K

OUT

5V_AUX_S5

R2

DC_BATFULL#_R
CHARGE_LED#_R

84.00143.G1K
BT

WLAN_LED#

RN81

DTC143ZUB-GP

2
R2

83.19223.A70

R1

BT_LED

3D3V_S5

LED-OB-2-GP

3G/BT_LED#_1

3
35

5
6
7
8

R2

35 DC_BATFULL

Q4

5V_S5

CHARGER_LED1

R1

STDBY_LED

STDBY_LED#_Q

3
35

IN

R2

FRONT_PWRLED#_R
STDBY_LED#_R

GND

FRONT_PWRLED#_Q

3
R1

PWRLED

-1

GND

Q28
35

PWR_LED1

IN

EC3
SC1KP50V2KX-1GP

Title

DY

LED&POWERBD CONN

Size

Document Number

Date:

Friday, January 09, 2009

Rev

SB

JV50
5

Sheet
1

38

of

60

Aux Power

3D3V_AUX_S5

Run Power
5V_AUX_S5

I min = 300 mA

3D3V_AUX_S5

5V_S5

5V_S0

DY U61
C865
1

1
R533

G
330KR2J-L1-GP

DY

R548
100KR2J-1-GP

C864
2

R534

D33
PDZ9D1B-GP

D
D
D
D

8
7
6
5

D
D
D
D

8
7
6
5

3D3V_S0

3D3V_S5
U60
S
S
S
G

1
2
3
4

AO4468-GP

Z_12V_D4

3D3V_runpwr 2

Q33
Z_12V_D3

DY

DY

Z_12V_G3

R547
1

R530
100R5J-3-GP

AO4468-GP

330KR2J-L1-GP

5V_AUX_S5
R520
0R0402-PAD
2
1

8
7
6
5

Z_12V

SCD22U25V3KX-GP

C861
SCD1U10V2KX-4GP

10KR2J-3-GP

3D3V_S0

R549
1

DY

D
D
D
D

SCD1U25V3KX-GP

C846

U28
S
S
S
G

1
2
3
4

RUN_POWER_ON

10KR2J-3-GP

3D3V_AUX_S5_EN

74.09091.J3F

Q32
NDS0610-NL-GP

DCBATOUT

G9091-330T11U-GP

NC#4

DY

VOUT

C841

VIN
GND
EN

SC1U16V3ZY-GP

SC1U16V3ZY-GP

Q34
2N7002-11-GP

Z_12V_D3

1D5V_S0

1D5V_S3
U26
S
S
S
G

1
2
3
4

AO4468-GP

2N7002DW-1-GP
PM_SLP_S3# 13,32,34,35,43,46

SB 1202

3D3V_S5 U66

1
2

SM_PWROK

R550

SM_PWROK_R

12K1R2F-L1-GP

1
2

1D5V_PWRGD

1D05V_S0

43

PM_SLP_S4# 13,32,35,43,44

Y
GND

1D05V_S0

R258
2K2R2J-2-GP

74LVC1G08GW-1-GP

73.01G08.L04

DY
2

R551
10KR2J-3-GP
1

R257
56R2J-4-GP
1

C471
1

PM_THRMTRIP-A# 4,7,12

DY

B
R256
1KR2J-1-GP
1

C472
SC2D2U16V3KX-GP

SB 1202
42

3V/5V_EN

E
H_PWRGD#

2
D13
BAS16PT-GP

4,12,51 H_PWRGD

DY

B
VCC

2
SCD1U16V2ZY-2GP

KBC_THERMALTRIP#

35

Q17

Q18
MMBT2222A-3-GP

MMBT3904-3-GP

DY

1
2
3

RSMRST# 34,35

1
JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Size

RUN POWER and 3D3V_AUX_S5


Document Number

Rev

SB

JV50
Date:

Thursday, January 08, 2009

Sheet

39

of

60

CPU_CORE
ISL6266A
VID0
D

VID1
VID2
VID3
VID4
VID5
VID6

VID Setting

Input Power

Output Signal

VID0(I / 3.3V)

PGOOD

VGATE_PWRGD

DCBATOUT_62392

RT9018A

ISL62392
5V/3D3V

1D5V_S3

5V(O)

VIN
Input Signal

S5_ENABLE

VID3(I / 3.3V)
VID4(I / 3.3V)

VCC_CORE_PWR(O)

3D3V(O)

EN0

Output Power
VCC_CORE(Imax=38A) ALW_PWRGD_3V_5V

5V_S5 (6A)

NVVDD_PGOOD

Output Signal
PGOOD

3D3V(O)

1D5V_S3

3D3V_AUX_S5

VSS_SENSE

VSEN(I / Vcore)

DDR_VREF_S3 (1.2A)

VTT

S3

DDR_VREF_S3_1

VTTREF

CPUCORE_ON

TPS51117
DCBATOUT_51117
NVVDD_PGOOD

VID2(I / 3.3V)

VID3

RGND(I / Vcore)

PGOOD

VID1(I / 3.3V)

VID2

S5

Output Signal

VID0(I / 3.3V)

VID1

Voltage Sense
VCC_SENSE

VID Setting

VID0

CPUCORE_ON

DDR_VREF_S3

VLDOIN

PM_SLP_S4#

PGOOD

1D1V_S0 (2A)

VIN

GFX_CORE
ISL6263A

EN (I / 3.3V)

EN

RT9026
5V_S5

Input Signal
CPUCORE_ON

1D1V(O)

3D3V_S5 (7A)
5V_AUX_S5

5V(O)

VID5(I / 3.3V)
VID6(I / 3.3V)

VIN

Output Power

VID1(I / 3.3V)
VID2(I / 3.3V)

1D1V_S0

FBVDD

VIN

1D8V(O)

EN

PGOOD

FBVDD (4A)
CPUCORE_ON

VID3(I / 3.3V)

VID4

VID4(I / 3.3V)

RT8202A

VGA_CORE

Input Power
DCBATOUT_6266A
5V_S0
3D3V_S0

Input Power

5V_S0

VCC(I)

VDD

DCBATOUT

VCC(I)
VCC(I)

PM_SLP_S3#

5V_S5
DCBATOUT_51124

PM_SLP_S4#
PM_SLP_S3#
A

VCC
Input Signal

VCC_AXG_SENSE

Output Power

VDD
1D5V (O)

1D05V(O)

VGFXCORE (O)

VIN

DCBATOUT_8202_VGA

1D5V_S3 (12A)

VSS_AXG_SENSE

3D3V_S0

EN

PGOOD

VGA_CORE (13A)

NVVDD_PGOOD
B

VR_ON

Charger ISL88731A
Output Signal

Voltage Sense

Input Signal

AD_IA

SRSET

RGND(I / Vcore)

Input Power
AD+

(O)

Output Power

BT+

VOUT (O)
ACN

Output Signal

(I)

AC_IN#

ACGOOD#

VSEN(I / Vcore)

Adapter
AD_OFF

VOUT(O)

Input Signal

1D05V_S0 (9A)

EN1

VIN

VCC_GFXCORE(7A)

GFXVR_EN

TPS51124
1D8V/1D05V
Input Power

Output Power

DCBATOUT

VOUT (O)

AD_IN#
JV50

EN2

Wistron Corporation
CPUCORE_ON

Input Power

Output Signal

AD_JK

PGOOD1
PGOOD2

5V_AUX_S5

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Output Power

VCC(I)

VCC(O)

AD+

Title

Power Sequence Logic


Size
B

VCC(I)

Date:
5

Document Number

Rev

JV50
Thursday, January 08, 2009

SB
Sheet
1

40

of

60

R339

SB 1209

5
6
7
8

ISEN1
24

4
3
2
1

26266A_VO

6266A_UGATE2

C604

DY C588

C597

C567
SCD1U50V3KX-GP

Cyntec 10*10*4
DCR=1.05+-5%mohm, Irating=30A
Isat=60A

20081022

L17

5
6
7
8

1
4
3
2
1

TC4
2
2

Id=19.5A
Qg=21.5~33nC,
Rdson=5.5~6.7mohm

U38

G53
GAP-CLOSE
1

U7
BSC057N03MSG-GP

4
3
2
1

5
6
7
8

6266A_LGATE2

C576
SC1U25V3KX-1-GP

VCC_CORE

1
2
IND-D36UH-9-GP

G54
GAP-CLOSE

TC5
2

SCD22U10V2KX-1GP
2

Id=35A
Qg=17~26nC
Rdson=11~14mohm

1R2J-GP
25

1 R345
2
10R2F-L-GP
1

2
2

2
1

4
3
2
1

DCBATOUT_6266A
C544
SCD22U25V3KX-GP

16266A_BOOT2_R

6266A_BOOT2 2

6266A_UGATE2

26

6266A_ISEN2_P1_VCORE

6266A_PHASE2

10R3F-GP

5
6
7
8

1
2 9K09R2F-GP

2
1
2
1

C590

SCD01U25V2KX-3GP

C574

1
1 R358

37

5
6
7
8
4
3
2
1
2 1R2F-GP

6266A_ISEN2

5V_S0

1
R351

6266A_D0
VID0

27

6266A_ISEN1 C5951
C5941

6266A_D1
38
VID1
ISEN2
6266A_ISEN223

VDD
6266A_VDD 22

GND

6266A_PHASE2

6266A_D2
39
VID2

VID3

VID5

VID4
VIN

VSUM

28

6266A_D3
40
21

6266A_VIN 20

VO

DFB

2 10KR2F-2-GP

1 R356

6266A_D4
41

4
3
2
1

6266A_D5
42

5
6
7
8

H_VID0

H_VID1

H_VID3

H_VID4

6266A_D6
43

1
2

1 R359

6266A_VO

SC2D2U16V3KX-GP

SCD22U10V2KX-1GP

SCD33U10V3KX-3GP
2

1
2

1
2

SE330U2VDM-L-GP

SC330P50V2KX-3GP

SE330U2VDM-L-GP

6266A_LGATE2

29

S
S
S
G

DROOP

RTN
6266A_RTN 15

16266A_DROOP
16

6266A_VSEN14

VSEN

VDIFF
6266A_VDIFF13

1
2

5V_S0

30

DCBATOUT

C584

C564
SC330P50V2KX-3GP

31

BSC057N03MSG-GP

1 R353
2
0R0402-PAD

6266A_ISEN1

6266A_ISEN1_P1_VCORE

D
D
D
D

VSS_SENSE

2 3K65R2F-1-GP

S
S
S
G

1 R352
2
0R0402-PAD

1 R357

D
D
D
D

SB 1202
VCC_SENSE

6266A_VSUM
C541

U39
BSC120N03MS-G-GP

R344

SC180P50V2JN-1GP

C556

6266A_ LGATE1

32

SC4D7U25V5KX-GP

20081205

C535
SCD22U25V3KX-GP

S
S
S
G

1
2
1KR2F-3-GP

3K16R2F-GP

R346

R354

6266A_PHASE1

TC3

33

D
D
D
D

SC2200P50V2KX-2GP

6266A_UGATE1

34

G52
GAP-CLOSE

SC4D7U25V5KX-GP

NC#25

35

2
1R2J-GP 6266A_BOOT1_R
1

SC4D7U25V5KX-GP

BOOT2

VID6

UGATE2

FB2

R341
1KR2F-3-GP
ISL6266AHRZ-GP

C585
1

VR_ON

PGND2
PHASE2

FB

SC270P50V2KX-1GP

1 R343
2 6266A_FB2_R
100R2F-L1-GP-U

44

45

PVCC
LGATE2

6266A_DFB 17
1KR2F-3-GP
2
1
18
6266A_VO
6266A_VSUM 19

11

6266A_FB2 12
1

2 R319
1
0R0402-PAD
2 R320
1
0R0402-PAD
R321
2
1
0R0402-PAD
2 R322
1
0R0402-PAD
2 R323
1
0R0402-PAD
2 R324
1
0R0402-PAD
R325
2
1
0R0402-PAD

6266A_DPRSTP# 2 R317
1
0R0402-PAD
6266A_DPRSLPVR
2
R318
6266A_VR_ON
46
DPRSTP#

NTC

1
2

DPRSLPVR

49

47
CLK_EN#

LGATE1

C549

6266A_COMP_R

H_VID5

1
499R2F-2-GP
2

10R3F-GP
1
R315
2
2

SCD1U10V2KX-4GP
6266A_3V3

GND

48

1
2

3V3

1 R340
2
97K6R2F-GP

PGND1

C543 1
26266A_SOFT 7
SCD015U50V3KX-GP SOFT
1 R336
26266A_OCSET 8
OCSET
10K5R2F-GP
6266A_VW 9
VW
6266A_COMP
10
COMP
6266A_FB

SC100P50V2JN-3GP

PHASE1

6266A_BOOT1 1

6266A_NTC 6

UGATE1

36

G51
GAP-CLOSE

TC2

SE330U2VDM-L-GP

R337 1
2
10K5R2F-GP

C550

BOOT1

TC1

SE330U2VDM-L-GP

R331 2
1 R311
2 6266A_NTC_R 1
NTC-470K-8-GP
4K02R2F-GP
C540
1
2
6266A_VO
SCD01U25V2KX-3GP
C545 1
2SC1000P50V3JN-GP

Close to Phase 1 choke


and on the same layer

SE330U2VDM-L-GP

4 CPU_PROCHOT#_R

U36

S
S
S
G

SCD1U25V3KX-GP

20081009

U6
BSC057N03MSG-GP
6266A_ LGATE1

R327

1 R328
26266A_PSI# 2
PSI#
0R0402-PAD
1 R330
2 6266A_PMON
3
PMON
4K99R2F-L-GP
1
26266A_RBIAS 4
RBIAS
R332
147KR2F-GP
5
VR_TT#

C531
SCD1U50V3KX-GP

VCC_CORE

D
D
D
D

6266A_PMON_R

Id=19.5A
Qg=21.5~33nC,
Rdson=5.5~6.7mohm

BSC057N03MSG-GP

PGOOD

C529

L11
1
2
IND-D36UH-9-GP

S
S
S
G

H_PSI#

C5341
C

13,34 VGATE_PWRGD
4

20081022
6266A_PHASE1

D
D
D
D

SB 1202

C530

Cyntec 10*10*4
DCR=1.05+-5%mohm, Irating=30A
Isat=60A

6266A_UGATE1

SB 1202

U37
R326
1K91R2F-1-GP

Id=35A
Qg=17~26nC
Rdson=11~14mohm

SC4D7U25V5KX-GP

C532

3D3V_S0

R329
68R2-GP

DY C528

U35
BSC120N03MS-G-GP

SC4D7U25V5KX-GP

GAP-CLOSE-PWR

SB 1202

TC11
SE100U25VM-L1-GP

1D05V_S0

SC4D7U25V5KX-GP

GAP-CLOSE-PWR
G43
1
2

GAP-CLOSE-PWR

SB 1202

H_VID[6..0]

Vcc_core
Iomax=38A

SB 1209

S
S
S
G

GAP-CLOSE-PWR
G44
1
2

34,42,43,44,45,46

D
D
D
D

GAP-CLOSE-PWR
G45
1
2

CPUCORE_ON
R316
0R0402-PAD

2
3D3V_S0

GAP-CLOSE-PWR
G46
1
2

DCBATOUT_6266A

GAP-CLOSE-PWR
G47
1
2

7,13

4,7,12 H_DPRSTP#

G49

H_VID6

DCBATOUT

G50
1

GAP-CLOSE-PWR
G48
1
2

TC12
SE100U25VM-L1-GP

PM_DPRSLPVR

DCBATOUT_6266A

DCBATOUT_6266A

H_VID2

DCBATOUT

SB 1209

20081022
1

R333
2
0R0402-PAD

C557
SCD01U25V2KX-3GP

20081205

6266A_VSUM

1 R360

2 3K65R2F-1-GP

6266A_ISEN2

1 R361

2 10KR2F-2-GP

6266A_VO

1 R363

2 1R2F-GP

6266A_ISEN1

1 R362

2 10KR2F-2-GP

6266A_ISEN2_P2_VCORE

6266A_VSUM

6266A_ISEN1_P2_VCORE
JV50

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
6266A_VSUM_R_VO
R310
NTC-10K-26-GP

20081009

Title

Close to Phase 1 choke


and on the same layer

ISL6266A_CPU_CORE
Size
A3
Date:

Wistron Corporation

R342
11KR2F-L-GP
2

1
2

R355
2K61R2F-1-GP

6266A_VO

C586
SCD1U25V3KX-GP

SCD22U50V3ZY-1GP
2

C575

Document Number

Rev

SB

JV50
Thursday, January 08, 2009

Sheet
1

41

of

60

DCBATOUT

DCBATOUT_62392

-1

DCBATOUT_62392

GAP-CLOSE-PWR

SB 1202

FB1

16

62392_VCC

18
4
19

PGOOD

PVCC
VCC

EN1
EN2
LDO3EN
FCCM
FSET1
FSET2

11
24
5
3
6
2

R529
3V/5V_EN1
3V/5V_EN2
62392_FCCM
62392_FSET1
62392_FSET2

R539
45K3R2F-L-GP

20081104

ISL62392HRTZ-T-GP

C866
SC2200P50V2KX-2GP

74.62392.073

R537
68K1R2F-1-GP

20081222

DY

62392_VCC

R552
0R2J-2-GP

20081022
1
R535
9K09R2F-GP
2

1 R553
2
0R0402-PAD
1

1
R543
24K3R2F-1-GP

Polymer
220uF,6.3V,25mohm,Iripple=2.236A
OS-CON
220uF,6.3V,10mohm,Iripple=3.9A

20081104

R546
C867
19K6R2F-GP
SCD01U50V2KX-1GP

SCD01U50V2KX-1GP

C868

20081104

20081104
1

R536
750R2F-GP

SB 1202 1222

C869
SC1U25V3KX-1-GP

62392_FB1_R

1 R542
2
0R2J-2-GP

C842

1
2

34,41,43,44,45,46

20081022

R538
10KR2F-2-GP

5V_AUX_S5
SC4D7U10V3KX-GP

R540
750R2F-GP

C845

62392_FB2_R

SC4D7U10V3KX-GP

CPUCORE_ON
2

20081024
1

29

C870
SC2200P50V2KX-2GP
3D3V_AUX_S5

Polymer
220uF,6.3V,25mohm,Iripple=2.236A
OS-CON
220uF,6.3V,10mohm,Iripple=3.9A

TC29

D
D
D
D

20081222
Id=7.7A
Qg=8.5~13nC
Rdson=16.5~21mohm

20081024
B

62392_FB2

C839
C860
1 R525
2
1
2
36K5R2F-GP
SC4700P25V2KX-LGP

28

1
2
IND-3D3UH-57GP

PGND

62392_OCSET2
62392_ISEN2

5V_PWR

L27

20081222

FB2

LDO3

25
26
27

SB 1202

Iomax=7A
OCP>10.5A

4 G
3 S
2 S
1 S

OCSET2
ISEN2
VOUT2

OCSET1
ISEN1
VOUT1

GAP-CLOSE-PWR

Cyntec 7*7*3
DCR=30mohm, Irating=6A
Isat=13.5A

4 G
3 S
2 S
1 S

62392_LGATE2

GAP-CLOSE-PWR
G132
1
2

5
6
7
8

20

1
2
5
6
7
8
D
D
D
D

1
23

1
2
3
4
1
2
3
4

62392_FB1

1
2

LGATE2

C853

ST220U6D3VDM-15GP

PHASE2

LGATE1

36K5R2F-GP

R531

36K5R2F-GP

Id=7.7A
Qg=8.5~13nC
Rdson=16.5~21mohm

PHASE1

C848
62392_BOOT2 1 R521
262392_BOOT2_R 1
2
62392_UGATE2 2D2R2F-GP
SCD22U25V3KX-GP
62392_PHASE2

21
22

U58

62392_OCSET1 10
62392_ISEN1
9
8

U63
SI4800BDY-T1

GAP-CLOSE-PWR
G131
1
2
C856

SCD1U10V2KX-4GP

SC4700P25V2KX-LGP

BOOT2
UGATE2

SI4812BDY-T1-E3-GP

1 R528
2
36K5R2F-GP

15

Id=7A
Qg=8.7~13nC
Rdson=23~30mohm

U59
SI4812BDY-T1-E3-GP

C863
1
2

G
S
S
S

SCD1U10V2KX-4GP

ST220U6D3VDM-15GP

D
D
D
D

C836

1
2

62392_LGATE1

8
7
6
5

2
1
IND-3D3UH-57GP
TC30

DY

17

1
2

L28

BOOT1
UGATE1

VIN

U62

C857

SCD01U50V2KX-1GP

Id=7A
Qg=8.7~13nC
Rdson=23~30mohm
C852
1
262392_BOOT1_R 1 R522
262392_BOOT1 14
2D2R2F-GP 62392_UGATE1 13
SCD22U25V3KX-GP
62392_PHASE1
12

DCBATOUT_62392

SC4D7U25V5KX-GP

U64
SI4800BDY-T1

C847

SC4D7U25V5KX-GP

GAP-CLOSE-PWR
G128
1
2

G
S
S
S

3D3V_PWR

GAP-CLOSE-PWR
G127
1
2

SB 1209

DY C838

Cyntec 7*7*3
DCR=30mohm, Irating=6A
Isat=13.5A

GAP-CLOSE-PWR
G126
1
2

DCBATOUT_62392

D
D
D
D

Iomax=7A
OCP>10.5A

DY

GAP-CLOSE-PWR
G130
1
2

R541
100KR2J-1-GP

SCD01U50V2KX-1GP

SB 1202

C851

G125
1

R545
0R2J-2-GP

SC10U25V6KX-1GP

GAP-CLOSE-PWR

C850

R532
0R2J-2-GP
1
2 3V/5V_EN1
1
2 3V/5V_EN2

35,51 S5_ENABLE

SB 1209

SC4D7U25V5KX-GP

SCD01U50V2KX-1GP

C854

SC4D7U25V5KX-GP

GAP-CLOSE-PWR
G124
1
2

GAP-CLOSE-PWR

3D3V_S5

GAP-CLOSE-PWR
G137
1
2

SB 1202
DCBATOUT_62392

GAP-CLOSE-PWR
G139
1
2

8
7
6
5

GAP-CLOSE-PWR
G118
1
2

3V/5V_EN

2KR2F-3-GP

GAP-CLOSE-PWR
G119
1
2

39

GAP-CLOSE-PWR
G135
1
2

SE100U25VM-L1-GP

GAP-CLOSE-PWR
G140
1
2

GAP-CLOSE-PWR
G120
1
2

TC27

GAP-CLOSE-PWR
G136
1
2

3D3V_PWR

R544

GAP-CLOSE-PWR
G134
1
2

SE100U25VM-L1-GP

TC28

GAP-CLOSE-PWR
G121
1
2

G133
2

G138
2

GAP-CLOSE-PWR
G122
1
2

DCBATOUT

5V_S5
G123
1

GND

5V_PWR

JV50
A

20081104
Vout=0.6*(1+R1/R2)

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

ISL62392 5V/3D3V
Size
Custom
Date:
5

Document Number

Rev

SB

JV50
Thursday, January 08, 2009

Sheet
1

42

of

60

1D5V_PWR
DCBATOUT

Vtrip(mV)=Rtrip(Kohm)*10(uA)
Iocp=(Vtrip/Rdson)+((1/(2*L*f))*((Vin-Vout)*Vout)/Vin))

20081009
2

GAP-CLOSE-PWR
G28
1
2

U20
SI4686DY-T1-E3-GP

Id=14.5A
Qg=9.2~14nC,
Rdson=11~14mohm

Cyntec 10*10*4
DCR=3.5mohm,Irating=15A
Isat=40A

30KR2F-GP

1
2
3
51124_V5FILT

GAP-CLOSE-PWR
G15
1
2

GND

OPEN

V5FILT

240k/CH1
300k/CH2

300k/CH1
360k/CH2

360k/CH1
420k/CH2

1
2

GAP-CLOSE-PWR
G14
1
2

TC7

GAP-CLOSE-PWR
G13
1
2
GAP-CLOSE-PWR
G12
1
2
GAP-CLOSE-PWR
G11
1
2

SI4634DY-T1-E3-GP

TONSEL

1D05V_PWR

C401
SCD1U10V2KX-4GP

20081022 R235

SCD1U16V2KX-3GP

C431
SC18P50V2JN-1-GP
2
1

1
1

DY
2

51124_VFB2

R239
0R2J-2-GP

DY

10KR2J-3-GP

51124_VBST2

1D05V Iomax=9A
OCP>13.5A

Vout=1.0561V

R236
11K8R2F-GP

5
6
7
8

DY R237

C427
1

1D05V_S0
2

GAP-CLOSE-PWR
G16
1
2

1D05V_PWR
G8

L25
1
2
COIL-1UH-33-GP

51124_LL2_1

C875
SC33P50V2JN-3GP

DY

20081024

51124_VBST1

SCD1U16V2KX-3GP

SB 1202

ST330U2D5VDM-13GP

C447
1

5
6
7
8

1
2

TONSEL

C470
C446
SC4D7U25V5KX-GP SCD1U50V3KX-GP

U21
2

SB 1210

1
TPS51124RGER-GPU1

4
3
2
1

C469
SC4D7U25V5KX-GP

DRVH2
LL2
DRVL2

GAP-CLOSE-PWR

SB 1209

DCBATOUT_51124

51124_DRVH2
51124_LL2
51124_DRVL2

SB 1204
51124_LL1_1

GAP-CLOSE-PWR
G27
1
2

20081013

GAP-CLOSE-PWR
G26
1
2

10
11
12

Id=21.7A
Qg=21.5~33nC,
Rdson=5.5~6.3mohm

S
S
S
G

R234
8K25R3F-2-GP

1 R231
2
0R0402-PAD

GAP-CLOSE-PWR
G29
1
2

2
51124_DRVH1
51124_LL1
51124_DRVL1

Cyntec 10*10*4
DCR=2.7~3mohm,Irating=20A
Isat=38A

1
6

24
7

21
20
19

51124_TONSEL

DRVH1
LL1
DRVL1

SB 1209

17
14

GND
GND
PGND2
PGND1

51124_TRIP1
51124_TRIP2

R244
10KR3F-GP

51124_LL2

GAP-CLOSE-PWR
G30
1
2

SI4634DY-T1-E3-GP

EN1
EN2

VBST1
VBST2

23
8

TRIP1
TRIP2

51124_EN1
51124_EN2

1 R247
2
0R0402-PAD

GAP-CLOSE-PWR
G31
1
2

TC9

R240
21K5R3F-GP

1
2
3

V5FILT
V5IN

22
9

15
16

BC5
SCD47U6D3V2KX-GP

51124_LL1

1
1

PGOOD1
PGOOD2

VFB1
VFB2

2
5

51124_V5FILT

1KR2J-1-GP
1

DY

VO1
VO2

SC1U10V3KX-3GP U22

3
25
13
18

51124_VFB1

D
D
D
D

2
R232

PM_SLP_S3#

DY

C432

1KR2J-1-GP
2
1
R245
1
BC6
DY
SCD47U6D3V2KX-GP
2

1D05V_PWR
1D5V_PWR
51124_VFB2
51124_VFB1

1
2

51124RGER_PG1
51124RGER_PG2

10KR2J-3-GP
R238
3D3R3J-L-GP

R243
21K5R3F-GP

5
6
7
8

GAP-CLOSE-PWR
G32
1
2

1D5V_PWR

1
2
COIL-1UH-33-GP
U23

3D3V_S0

10KR2J-3-GP
R248
1

C449
SC18P50V2JN-1-GP
2
1

Vout=1.516V

L26

3D3V_S5

ST330U2D5VDM-13GP

1 R233
2
0R0402-PAD

5V_S5

SB 1202

R500
1 R246
2
0R0402-PAD

GAP-CLOSE-PWR
G33
1
2

1D5V Iomax=12A
OCP>18A

20081024

4
3
2
1

39 1D5V_PWRGD

GAP-CLOSE-PWR

13,32,34,35,39,46

DY

C467
SCD1U10V2KX-4GP

Id=7A
Qg=8.7~13nC,
Rdson=23~30mohm

CPUCORE_ON

GAP-CLOSE-PWR
G21
1
2

C415
SC4D7U25V5KX-GP

S
S
S
G

34,41,42,44,45,46

C443
SC4D7U10V5KX-1GP

GAP-CLOSE-PWR
G22
1
2

SB 1209

U25
SI4686DY-T1-E3-GP

SB 1202

GAP-CLOSE-PWR
G20
1
2

PM_SLP_S4#

5
6
7
8

C411
SCD1U50V3KX-GP

C414
SC4D7U25V5KX-GP

D
D
D
D

C874
SC33P50V2JN-3GP

GAP-CLOSE-PWR
G19
1
2

TC26
SE100U25VM-L1-GP

SB 1209 1210

GAP-CLOSE-PWR
G18
1
2

13,32,35,39,44

GAP-CLOSE-PWR
G23
1
2

DCBATOUT_51124

GAP-CLOSE-PWR
G7
1
2

GAP-CLOSE-PWR
G24
1
2

GAP-CLOSE-PWR
G6
1
2

1D5V_S3
G25

DCBATOUT_51124
G5

20081013

Id=21.7A
Qg=21.5~33nC,
Rdson=5.5~6.3mohm

GAP-CLOSE-PWR
G10
1
2
GAP-CLOSE-PWR
G9
1
2
GAP-CLOSE-PWR

SB 1202
JV50

Wistron Corporation

Vout=0.758V*(R1+R2)/R2 --> PWM mode


Vout=0.764V*(R1+R2)/R2 --> Skip Mode

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title
Size
A3
Date:

TPS51124_1D5V_1D05V

Document Number

JV50

Thursday, January 08, 2009

Rev

SB
Sheet
1

43

of

60

Iomax=1.2A
OCP>2A

DDR_VREF_S3
DDR_VREF_PWR
C806
G114
SCD1U10V2KX-4GP
1
2

DY
2

C803
SC10U10V5KX-2GP

C808
SC1U10V2KX-1GP

GAP-CLOSE-PWR
G115
1
2

U54
10
9
8
7
6

VIN
VDDQSNS
S5
VLDOIN
GND
VTT
S3
PGND
VTTREF VTTSNS

RT9026PFP-GP

GAP-CLOSE-PWR
1
C813
SC10U10V5KX-2GP

11

C816
SC1U10V2KX-1GP

GAP-CLOSE-PWR
G116
1
2

1
2
3
4
5
1

9026_S3

9026_S5

R501 1

R499 1

0R0402-PAD 2
DDR_VREF_S3_1

GND

0R0402-PAD 2

PM_SLP_S4#

13,32,35,39,43

1D5V_S3

5V_S5

C817
SC10U10V5KX-2GP

DIS

C749
SC10U10V5KX-2GP

1D5V_S3
C748
SC10U10V5KX-2GP

DY
1D1V_S0

5V_S5

G79
1

1D1V_S0
Iomax=2A

C747
SC1U16V3KX-2GP

DIS

GAP-CLOSE-PWR
G81
2

GAP-CLOSE-PWR
G82
2

Vo(cal.)=1.1071
B

2
GAP-CLOSE-PWR
G80
2

1D1V_LDO
U46

DIS

DIS

APL5930KAI-TRG-GP
9018_FB_U111
1

DIS

R432
20K5R2F-GP

DIS

C727

GAP-CLOSE-PWR
C714

R431
7K87R2F-GP

C725

5
4
3
2
1

VIN#5
VOUT#4
VOUT#3
FB
GND

VCNTL
POK
EN
VIN#9

DIS

SC10U10V5KX-2GP

6
7
8
9

RT9018_PGOOD
RT9018_EN

SC10U10V5KX-2GP

2 0R2J-2-GP
2 0R0402-PAD

DY

SC100P50V2JN-3GP

R437 1
R440 1

-1
34,41,42,43,45,46 CPUCORE_ON
45,49 NVVDD_PGOOD

DIS

Vo=0.8*(1+(R1/R2))

20090106

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Size
A3
Date:
5

Document Number

0D75V/1D1V

Rev

SB

JV50
Thursday, January 08, 2009

Sheet
1

44

of

60

DCBATOUT

DCBATOUT_51117
G105
1

GAP-CLOSE-PWR
G106
1
2

1D8V_PWR

FBVDD

DCBATOUT_51117

G100
1

1
SCD1U16V2KX-3GP

1
2
IND-3D3UH-57GP

TPS51117_PGOOD

DIS

51117A_VFB

DIS

DY
CPUCORE_ON

1
2

1
2

DY

DIS

TC23
SE220U6D3VM-7GP

DIS

20081205

R477
DIS
30KR2F-GP

SB 1202

34,41,42,43,44,46

DIS

R476
42K2R2F-L-GP

S
S
S
G

DIS

U50
BSC057N03MSG-GP

R470
0R2J-2-GP

TPS51117RGYR-GP
R457
3K48R2F-GP

1D8V_PWR

51117A_LL

3
6
7
8
15

EN_PSV
TON
TRIP

12

LL
VOUT
PGOOD
GND
PGND
GND

SB 1202

1D8V_PWR

C765
SCD1U10V2KX-4GP

DIS

VFB
VBST

5
14

GFX_CORE_ON_R 1
51117A_LL_TON 2
51117A_TRIP
11

GAP-CLOSE-PWR

Vout=1.805

DIS L24

2 R462
2 R469

51117A_DRVH
51117A_DRVL

4
3
2
1

DIS

13
9

51117A_VFB
51117A_VBST
1KR2J-1-GP1
249KR2F-GP
1

DRVH
DRVL

D
D
D
D

44,49 NVVDD_PGOOD

V5FILT
V5DRV

GAP-CLOSE-PWR
G104
1
2

Iomax=4A
OCP>6A

C794
SC33P50V2JN-3GP

4
10

DIS

5
6
7
8

D28
B0530WS-7-F-GP

GAP-CLOSE-PWR
G103
1
2

20081022

DIS
U52

GAP-CLOSE-PWR
G102
1
2

DIS
C

GAP-CLOSE-PWR
G101
1
2

C778

DIS

4
3
2
1

1
2
5
6
7
8

C791
SC1U10V2KX-1GP

DIS
51117A_LL1
2
C781

U49
BSC120N03MS-G-GP

R461
0R0603-PAD

51117A_V5FILT

5V_S5

DIS

C776

DIS

S
S
S
G

SC1U10V2KX-1GP
1

GAP-CLOSE-PWR

SB 1202

R473
300R3-GP

DIS

GAP-CLOSE-PWR
G109
1
2

C777

DIS

SCD1U50V3KX-GP

C780

D
D
D
D

SE100U25VM-L1-GP

DIS

GAP-CLOSE-PWR
G108
1
2

SC10U25V6KX-1GP

TC25

5V_S5

SC10U25V6KX-1GP

GAP-CLOSE-PWR
G107
1
2

20081205

Vout=0.75V*(R1+R2)/R2
B

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

TPS51117_1D8V
Size
A3
Date:
5

Document Number

Rev

SB

JV50
Thursday, January 08, 2009

Sheet
1

45

of

60

DCBATOUT_6263A

DCBATOUT

G85
1

G73
2

SB 1202
7

1 R157
2
0R0402-PAD

GFXVR_EN

13,32,34,35,39,43

GAP-CLOSE-PWR
G68
1
2

2 R160
0R2J-2-GP

PM_SLP_S3#

GFX

6236A_VID4 1 R166
2
0R0402-PAD
6236A_VID3 1 R174
2
0R0402-PAD
6236A_VID2 1 R176
2
0R0402-PAD
6236A_VID1 1 R184
2
0R0402-PAD
6236A_VID0 1 R180
2
0R0402-PAD

1
2

SE100U25VM-L1-GP

GAP-CLOSE-PWR
G69
1
2

3D3V_S0

2 R150
0R2J-2-GP

DY

R154 2
10KR2F-2-GP

GFX

SB 1202

G94
1

GFX_VID4

GAP-CLOSE-PWR
G86
1
2

GFX_VID0

6236A_PMON

2
1

5
6
7
8
D
D
D
D
G
S
S
S
4
3
2
1

5V_S0

GFX
R186
1

1
G83
GAP-CLOSE-PWR

G84
GAP-CLOSE-PWR
2

10R2F-L-GP

20081205
1

GFX

GFX

6236A_VDD

VGFXCORE

5
6
7
8
U43

4
3
2
1

16

25
VID2

26

GFX

SB 1202

C224
SCD22U16V3KX-2-GP

R185

Id=7.7A
Qg=8.5~13nC
Rdson=16.5~21mohm

5V_S5

10R2F-L-GP

20081205
20081205

DCBATOUT

R175

Close to choke
and on the same layer

6236A_VSUM_R

2
7K68R2F-GP

GFX

G97
GAP-OPEN-PWR

SCD022U25V2KX-GP
2GFX
6236A_VSUM_R_VCC_PRM

4K53R2F-1-GP
1 R164

NTC-10K-9-GP

G98
GAP-OPEN-PWR
2

1 R170

GFX

GFX

SCD033U25V3KX-GP
C208
1
2
GFX

GFX

SB 1202

C189
1

TC20

R134 2
1
0R0402-PAD

C214
GFX
SCD01U25V2KX-3GP

GFX

GFX

GAP-CLOSE-PWR

Cyntec 7*7*3
DCR=8mohm, Irating=13A
Isat=24A

GFX

1
R142
10R3F-GP

VGFXCORE Iomax=7A
OCP>10.5A

GFX
1

1
R163

GFX 1KR3F-GP

1
2

R143
10R3F-GP

GAP-CLOSE-PWR
G96
1
2

GFX

10R2F-L-GP

GFX

C194
B

6236A_BOOT
1
2
R181
2D2R3J-2-GP

ISL6263ACRZ-T-GP

GAP-CLOSE-PWR
G92
1
2

C659
SCD1U50V3KX-GP

GFX R171

R158

SCD1U25V3KX-GP
2
1

SC330P50V2KX-3GP
2
1

9 VSS_AXG_SENSE

GAP-CLOSE-PWR
2

17

DY

GFX

Id=7A
Qg=8.7~13nC
Rdson=23~30mohm

SB 1208

SE220U2VDM-8GP

GAP-CLOSE-PWR
2

6236A_UGATE

DY
C185

G4
1

6236A_PHASE

18

VDD

VSS
15

14

2
C170
SC1KP50V2KX-1GP

DY

C653

L23
1
2
COIL-1UH-34-GP-U

19

SC1U16V3KX-2GP

2K55R2F-GP
1

GFX

SC1KP50V2KX-1GP

DY

C232
SC2D2U10V3KX-1GP

GFX
C656

20

C226
1
2

C157

G3
1

VID3

27
VID4

PMON

28

29

30

31

AF_EN

VR_ON

6236A_VIN

13

GFX

9 VCC_AXG_SENSE

6236A_LGATE

S
S
S
G

6236A_RTN

GFX

C146
SC1KP50V2KX-1GP

6236A_PVCC

21

SI4168DY-T1-GE3-GP

6236A_VSEN
SC560P50V2KX-2GP

22

GFX

C143
6236A_FB_R

R137
2

GFX 4K99R2F-L-GP

BOOT
VIN

RTN

VSEN

6236A_VDIFF

GFX

GFX

23

D
D
D
D

22K21R3F-L-GP

GFX

VSUM

UGATE

GFX
C873

GAP-CLOSE-PWR
G90
1
2

DCBATOUT_6263A

SB 1209 1210

U44
SI4800BDY-T1

24

6236A_BOOT_R

GFX

PHASE

VDIFF

6236A_VSUM

GFX

PGND

FB

VO

6236A_FB
7

32

33

COMP

GFX

SC180P50V2JN-1GP

12

C130
1
2

6236A_COMP 5

LGATE

6263A_VCC_PRM

6236A_COMP_R

PVCC

VW

DFB

GFX

SC68P50V2JN-1GP

FDE

OCSET

2
SC1KP50V2KX-1GP
1 R133
2
6K98R3F-GP

PGOOD

GND_T

6236A_VW 4

GFX

DROOP

11

VID1
VID0

6236A_DFB

C139

GFX

R187
0R0402-PAD

DY

R177
0R2J-2-GP

SB 1202

SOFT

6236A_DROOP 10

1
2
6K65R2F-GP

RBIAS

GAP-CLOSE-PWR
G89
1
2

5V_S0

SC4D7U25V5KX-GP

C147

GAP-CLOSE-PWR
G95
1
2

GFX_VID1

SC4D7U25V5KX-GP

6263A_VCC_PRM

6236A_RBIAS

C1401
2GFX 6236A_SOFT
SCD01U50V2KX-1GP
6236A_OCSET

GAP-CLOSE-PWR
G99
1
2

0R3-0-U-GP
2

GFX_VID2

SC33P50V2JN-3GP

R1441
R145

VCC_GFXCORE
G93
1

NO GFX

GFX_VID3

5V_S5

6236A_VR_ON

6236A_AF_EN

2 R149
0R2J-2-GP

DY

6236A_GOOD

CPUCORE_ON

U15

VGFXCORE
VCC_GFXCORE

GAP-CLOSE-PWR
G87
1
2

150KR2F-L-GPGFX

R1461

0R3-0-U-GP
2

GFX

34,41,42,43,44,45

1 R135
2
374KR3-GP

G88
1

1 R139
2
1K91R2F-1-GP

3D3V_S0

GAP-CLOSE-PWR

1D05V_S0

GFX

TC16

NO GFX

GFX

GAP-CLOSE-PWR
G70
1
2

0R3-0-U-GP
2

NO GFX
GFX_VID[4..0]

SCD01U50V2KX-1GP
R165
10KR2J-3-GP

DY

SB 1209

G91
1

GAP-CLOSE-PWR
G71
1
2

C190
POWER_MONITOR 1
2
1

GAP-CLOSE-PWR
G72
1
2

0R3-0-U-GP
2

NO GFX

1 R169
2
3K57R2F-GP

GFX

Parallel

VSS_AXG_SENSE_OUTCAP
VCC_AXG_SENSE_OUTCAP

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

ISL6263A_GFX CORE
Size
Document Number
Custom
Date: Thursday, January 08, 2009
5

Rev

JV50
1

SB
Sheet

46

of

60

AD+

1
C505
1
2

ISL88731_CCV

6
5
4
3
7
12

CSON

NC#16

U32
SI4800BDY-T1

C517

C522

16
R295

GND

VCOMP
NC#5
ICOMP
VREF
NC#7
GND

10R2F-L-GP

C9
SC10U25V6KX-1GP

D
D
D
D

17

C504
SCD22U50V3ZY-1GP

VFB

15

PBATT_SENSE_R

2
100R2J-2-GP

BATT_SENSE

48

29

C518
SC1U10V3KX-3GP

1
2

ISL88731_CCS
ISL88731_VREF

ICM
ISL88731_CSIN

2
10KR2F-2-GP

C515
SCD015U25V2KX-GP

ISL88731_CSIP_R
1

ISL88731_IINP

1KR2F-3-GP

R303
1
C516
SCD01U50V2KX-1GP

1ISL88731_CCV1
2

R293
18

R300

AD_IA
SCD01U16V2KX-3GP
1
C510

35

19

C10
SC10U25V6KX-1GP
2
1

CSOP

PGND

ISL88731_CSIP

NC#14

4 G
3 S
2 S
1 S

14
CHG_AGND

D01R2512F-4-GP

5
6
7
8

LGATE

C512

R302
2

ISL88731_DLO

C511
SC10U25V6KX-1GP
2
1

20

BT+_R
L10

ISL88731_LX

IND-10UH-119-GP

SDA

20081104

1
2
C506
SCD1U50V3KX-GP

BAT54PT-GP

1
2

U33
SI4800BDY-T1

20081104

24
ISL88731_LX

C521

5
6
7
8
D
D
D
D
CHG_AGND

DY

SC1U10V3KX-4GP

SCL
23

G39
GAP-CLOSE-PWR-2U

G40
GAP-CLOSE-PWR-2U
2
1

1
D15

ISL88731_DHI
UGATE

G41
GAP-CLOSE-PWR-2U
2
1

1
2
1
3

C508
SC10U25V6KX-1GP

25
21

R298
0R3-0-U-GP
ISL88731_BST 1
2ISL88731_BST1
ISL88731_LDO

ACOK

PHASE
35,48 BAT_SDA

ISL88731_CSSN_R
ISL88731_VCC

GAP-CLOSE-PWR-2U
G37
1
2

10

35,48 BAT_SCL

27
26

CHRG_IN
C509
SC1U10V3KX-4GP

4 G
3 S
2 S
1 S

BOOT
VDDP

R299
4D7R3F-L-GP
2

13

CHG_AGND

20081104

G38
GAP-CLOSE-PWR-2U

ISL88731_ACOK

20081028

2
ISL88731_CSSP

CSSN
VCC

VDDSMB

CHG_AGND

CHG_AGND

CSSP

ACIN

1
2

C507
SCD1U10V2KX-4GP

DCIN

2
1
2
2

C514
SCD01U50V2KX-1GP

1
R304
49K9R2F-L-GP

2
11

5V_S5

SCD1U25V3KX-GP

ISL88731_ACIN

28

C519

SCD047U25V3KX-GP

SC10U25V6KX-1GP

22

CHG_AGND

R305
10R2J-2-GP
C513
1
2

SC10U25V6KX-1GP

U31

20081028

NC#1

C503
SC1U25V5KX-1GP

CH521S-30PT-GP-U
R307
215KR3F-1-GP

C520
SCD1U25V3KX-GP

ISL88731_DCIN

G42
GAP-CLOSE-PWR-2U
2
1

R306
10R2J-2-GP
ISL88731_ACOK

SCD1U25V3KX-GP

R290 1 AD+_G_2
10KR2F-2-GP

D16

D 8
D 7
D 6
D 5

R308
470KR2J-2-GP

3
4

6
2

U34
S
S
S
G
AO4433-GP

100KR2J-1-GP

Q22
2N7002EDW-GP

1ISL88731_CSSN

1
2
3
4

AD+

10KR2J-3-GP
2

R288
2

1ISL88731_CSSP_R1

D01R2512F-4-GP
G34
GAP-CLOSE-PWR-2U

R289
AD+_G_1

2
G35
GAP-CLOSE-PWR-2U

R291
1

AD+_G

AO4433-GP

DCBATOUT
BT+

1
2
3
4

SCD1U25V3KX-GP

AD+_TO_SYS

U30
S
S
S
G

8 D
7 D
6 D
5 D

ISL88731AHRZ-T-GP

DY

1
2
G36
GAP-CLOSE-PWR-2U

20081104

20081024

3D3V_AUX_S5
1

2090107
CHG_AGND

R296
10KR2F-2-GP

ISL88731_LDO

AC_IN#

R297
10KR2F-2-GP

SB 1210

35

Q23
2N7002-11-GP

ISL88731_ACOK_L

1 R292
2
0R0402-PAD

ISL88731_ACOK
JV50

R294
15K8R3F-GP

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

ISL88731A_Charger
Size
A3
Date:
5

Document Number

Rev

SB

JV50
Thursday, January 08, 2009

Sheet
1

47

of

60

Adaptor in to generate DCBATOUT

DCIN1
GND

TP173
TP172

AD+

AD_JK

1
2
3
4

1
C

R286
100KR2J-1-GP

R1

R2

Q20

AD_OFF

8
7
6
5

C500
SC1U50V5ZY-1-GP

PDTA124EU-1-GP

35

D
D
D
D

SB 1208

R287
200KR2F-L-GP

Q21
AD_OFF#_JK

U29
S
S
S
G

AO4407A-GP

AD+_2

22.10037.G11

D14
P6SBMJ24APT-GP

SCD1U50V3KX-GP

DC-JACK150-GP

C501
SCD1U50V3ZY-GP

R1

EC28

R2

AFTE14P-GP
AFTE14P-GP

1
1

6
5
4
1
2
3
NP1

PDTC124EU-1-GP
3

BATTERY CONNECTOR
SB 1204
BAT1

RN9
SRN33J-7-GP

4
3
2
1

35 BAT_IN#
35,47 BAT_SCL
35,47 BAT_SDA

BAT_IN#_1
BATA_SCL_1
BATA_SDA_1

5
6
7
8

47 BATT_SENSE

DY

EL2

GND
GND
GND
GND

5
4
3

BAT_IN
CLK
DAT

6
7

BT+2
BT+1

For AFTE

BATA_SDA_1
BATA_SCL_1
BAT_IN#_1

51 BATA_SDA_1
51 BATA_SCL_1
51 BAT_IN#_1

EC8

DY
2

DY

1
K
A

EL1

SC10P50V2JN-4GP

DY

EC9

SC10P50V2JN-4GP

EL3

MLVS0402M04-GP

EC10

MLVS0402M04-GP

SB 1208

DY

SC1000P50V3JN-GP

EC30
SC1000P50V3JN-GP

DY

SCD1U50V3ZY-GP

D1
MMPZ5232BPT-GP

EC32
SCD1U50V3ZY-GP

EC31

MLVS0402M04-GP

BT+

9
8
2
1

DY

R301
1
2
0R0402-PAD

ALP-CON7-12-GP

20.81156.007
JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai W u Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

AD/BATT CONN

Size

Document Number

Rev

SB

JV50
Date:
A

Thursday, January 08, 2009


D

Sheet

48

of
E

60

DCBATOUT

DCBATOUT_8202_VGA
G74
1

GAP-CLOSE-PWR
G75
1
2

GAP-CLOSE-PWR
G77
1
2

DCBATOUT_8202_VGA

R426
10R2F-L-GP

DIS

SB 1209
RT8202_DL_VGA

GAP-CLOSE-PWR
G64
1
2
GAP-CLOSE-PWR
G62
1
2
GAP-CLOSE-PWR
G61
1
2

1
2

1
2
1

DIS

DY

DIS

4
3
2
1

1
2
5
6
7
8

DIS

4
3
2
1

DY

GND
GND

4
3
2
1

VDD

RT8202APQW-GP

PGND

VOUT

17
6

1
2

NC#5
NC#14

5
6
7
8

SCD1U25V3ZY-1GP

10
3

GAP-CLOSE-PWR
G60
1
2

20081024

GAP-CLOSE-PWR
G58
1
2
GAP-CLOSE-PWR
G57
1
2

RT8202_FB_VGA

Vout=0.75*(1+Rh/Rl)

GAP-CLOSE-PWR
G56
1
2

R428
30KR2F-GP

DIS

DIS
NV_VID0_R

Q26
2N7002-7F-GP
R435
NV_VID1

Q27
2N7002-7F-GP

DIS

R436

10KR2J-3-GP
C740
SCD1U10V2KX-4GP

DIS

N10M-GE1
ALTV1
ALTV0
0
0
0
1
1
0

NV_VID0

NVVDD_ALTV1 56

GAP-CLOSE-PWR

SB 1202

DIS

GAP-CLOSE-PWR
G67
1
2

SB 1222

DIS

GAP-CLOSE-PWR
G66
1
2

20081022
SB 1222

DIS
2

NVVDD_ALTV0 56

R427
47KR2F-GP

2
NV_VID1_R

DIS

R429
59KR2F-GP
B

GAP-CLOSE-PWR
G55
1
2

RT8202_FB_VGA

DIS

R425
12KR2F-L-GP

DIS

GAP-CLOSE-PWR
G59
1
2

20081024

C709
SC47P50V2JN-3GP

GAP-CLOSE-PWR
G63
1
2

SE330U2VDM-L-GP

OC
FB

SE330U2VDM-L-GP

5
14

VGA_CORE
G65

TC14

EN/DEM

DY

U40

TC15

C684

U17
AOL1712-GP

S
S
S
G

2
10KR2J-3-GP

RT8202_BST_VGA_L
1
2
DIS
RT8202_DH_VGA 1R2F-GP
RT8202_LX_VGA
DIS
RT8202_DL_VGA
R406
RT8202_OC_VGA_L 1
2 RT8202_LX_VGA
RT8202_FB_VGA
4K75R2F-1-GP
VGA_CORE_PWR
DIS

S
S
S
G

DIS

13
12
11
8

DIS

VGA_CORE_PWR

C708
SCD1U10V2KX-4GP

15

R416
1

BOOT
UGATE
PHASE
LGATE

DIS

DIS

Iomax=13A, OCP>20A

VGA_CORE_PWR

L19
IND-D56UH-12-GP
1
2

RT8202_LX_VGA

AOL1712-GP

RT8202_EN_VGA

TON
PGOOD

DIS

D
D
D
D

16
4

DIS

RT8202_DH_VGA
C668
1
2RT8202_LX_VGA
SCD1U25V3KX-GP

R412

DIS

D
D
D
D

RT8202_PGOOD_VGA

U45

VDDP

DIS

1
0R0402-PAD-1-GP

DIS
3D3V_S0

1
2
2

C710
SC100P50V2JN-3GP

C685
SC1U10V3ZY-6GP

C649
SCD1U50V3KX-GP

DIS

R420

S
S
S
G

C696
SC1KP50V2KX-1GP

RT8202_BST_VGA

DIS

R422
10KR2F-2-GP

5V_S5

C665
SC10U25V6KX-1GP

RT8202_TON_VGA

C652
SC10U25V6KX-1GP

CH521S-30-GP-U1
1 R418
2
1MR2F-GP

44,45 NVVDD_PGOOD

U41
AOL1426-GP

DIS

SC10U25V6KX-1GP

C711
SC1U10V3ZY-6GP

D
D
D
D

D25

DIS

DCBATOUT_8202_VGA
3D3V_S0

C655

5
6
7
8

SB 1202

RT8202_VDD_VGA

GAP-CLOSE-PWR

DIS

5V_S5

DIS

1
2

DIS

SE100U25VM-L1-GP

5V_S5
1

GAP-CLOSE-PWR
G76
1
2

TC17

10KR2J-3-GP
C741
SCD1U10V2KX-4GP

DIS

Vout
0.90V
1.09V
1.2V

20081024
JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
Size
A3
Date:
5

RT8202A_VGA CORE

Document Number

Rev

SB

JV50
Thursday, January 08, 2009

Sheet
1

49

of

60

SB 1208

1D05V_S0

EC66
SCD1U50V3KX-GP

EC67
SCD1U50V3KX-GP

1
EC65
SCD1U50V3KX-GP

1
EC64
SCD1U50V3KX-GP

1
EC63
SCD1U50V3KX-GP

1
EC62
SCD1U50V3KX-GP

EC61
SCD1U50V3KX-GP

AD_JK

DCBATOUT

SB 1209

TC24
SE100U25VM-L1-GP

TC19
SE100U25VM-L1-GP

DCBATOUT

-1 0109

ZZ.0HOLE.XXX

ZZ.0HOLE.XXX

ZZ.0HOLE.XXX

H10
HOLE

HOLE355X355R111-S1-GP

SPRING_GND24
SPRING-U3

SPRING_GND25
SPRING-43-GP-U

JV50

Wistron Corporation
34.40U07.001

34.40U07.001

DY
34.49U26.001

SPRING_GND23
SPRING-U3

DY
34.49U26.001

SPRING_GND22
SPRING-7

HOLE355X355R111-S1-GP

H9
HOLE

GND12

DY
34.49U26.001

H8
HOLE

34.4P901.001

SPRING_GND21
SPRING-7

SPRING_GND15
SPRING-7

DY
34.49U26.001

GND11

HOLE355X355R111-S1-GP

GND10

SPRING_GND14
SPRING-7

34.41Y19.001

34.42Y01.011

HOLE355X355R111-S1-GP

1
1

SPRING_GND20
SPRING-12-GP-U

GND9

GND7

MINICARD
H7
HOLE

ZZ.0HOLE.XXX

ZZ.0HOLE.XXX
GND6

34.39S07.003

H6
HOLE

34.4Z003.001 34.4Z003.001

SPRING_GND19
SPRING-62-GP

34.4B312.002

MDC
H5
HOLE

HOLE355X355R111-S1-GP

HOLE355X355R111-S1-GP

GND5

SPRING_GND18
SPRING-58-GP

34.39S07.003

HOLE355X355R111-S1-GP

GND4

SPRING_GND17
SPRING-62-GP

34.41Y19.001

SPRING_GND16
SPRING-12-GP-U

GND3
HOLE355X355R111-S1-GP

GND2
HOLE355X355R111-S1-GP

HOLE355X355R111-S1-GP

GND1

34.4H103.001

HOLE355X355R111-S1-GP

34.4Z003.001 34.4Z003.001 34.4H103.001

VGA
H4
HOLE

ZZ.0HOLE.XXX

H3
HOLE

ZZ.0HOLE.XXX

ZZ.0HOLE.XXX

ZZ.0HOLE.XXX

H2
HOLE

ZZ.0HOLE.XXX

NB
H1
HOLE

CPU

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

34.15J03.001
Title

SB 1208

-1 0109
5

SB 1208
4

-1 0109
3

EMI/Spring/Boss

Size

Document Number

Date:

Friday, January 09, 2009

JV50

Rev

SB
Sheet
1

50

of

60

Check test point

3D3V_S0

TP214 AFTE14P-GP

28,29

SPKR_L+

TP7

AFTE14P-GP

3D3V_FP_S0

TP126 AFTE14P-GP

TP213 AFTE14P-GP

28,29

SPKR_L-

TP8

AFTE14P-GP

3D3V_FP_S0

TP125 AFTE14P-GP

3D3V_S5

TP210 AFTE14P-GP

37 USBPP6_1

TP128 AFTE14P-GP

5V_S5

TP209 AFTE14P-GP

TP127 AFTE14P-GP

TP142 AFTE14P-GP

35,37 FP_DETECT#

TP132 AFTE14P-GP

TP161 AFTE14P-GP

FAN1 Conn. Test Point


keep on conector side

37 USBPN6_1

37

TP_LEFT

TP124 AFTE14P-GP

TP160 AFTE14P-GP

34 EMC2102_FAN_TACH_1

TP175 AFTE14P-GP

37

TP_RIGHT

TP131 AFTE14P-GP

TP112 AFTE14P-GP

34 EMC2102_FAN_DRIVE

TP176 AFTE14P-GP

TP136 AFTE14P-GP

TP177 AFTE14P-GP

TP134 AFTE14P-GP

TP139 AFTE14P-GP

13,35 PM_PWRBTN#
4,12,39 H_PWRGD
35,42 S5_ENABLE
H_CPURST#

Test Point
Dimm Door

KB1 Conn. Test Point


keep on connector side

AMIC1 Conn. Test Point


keep on connector side
18,27 INT_MIC1

TP6

AFTE14P-GP

TP5

AFTE14P-GP

BT1 Conn. Test Point


keep on connector side
13,23

USBPN7

TP217 AFTE14P-GP

13,23

USBPP7

TP218 AFTE14P-GP

TP220 AFTE14P-GP

TP219 AFTE14P-GP

3D3V_BT_S0

35
35
35
35
35
35
35
35
35
35
35
35
35
35
35
35
35
35

KCOL1
KCOL2
KCOL3
KCOL4
KCOL5
KCOL6
KCOL7
KCOL8
KCOL9
KCOL10
KCOL11
KCOL12
KCOL13
KCOL14
KCOL15
KCOL16
KCOL17
KCOL18

1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1

TP48
TP64
TP47
TP55
TP38
TP65
TP42
TP61
TP45
TP56
TP39
TP62
TP46
TP59
TP43
TP60
TP44
TP57

AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP

35
35
35
35
35
35
35
35

KROW1
KROW2
KROW3
KROW4
KROW5
KROW6
KROW7
KROW8

1
1
1
1
1
1
1
1
1

TP40
TP52
TP35
TP53
TP36
TP37
TP54
TP51
TP66

AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP
AFTE14P-GP

1
USB_OC#1

TP168 AFTE14P-GP

TP163 AFTE14P-GP

TP162 AFTE14P-GP
TP164 AFTE14P-GP

TP9

AFTE14P-GP

TP10

AFTE14P-GP

TP11

AFTE14P-GP

TP12

AFTE14P-GP

TP13

AFTE14P-GP

TP19

AFTE14P-GP

TP14

AFTE14P-GP

TP15

AFTE14P-GP

TP16

AFTE14P-GP

TP17

AFTE14P-GP

TP18

AFTE14P-GP

AD_JK

TPCN1 Conn. Test Point


keep on conector side

48 BATA_SDA_1

TP137 AFTE14P-GP

48 BATA_SCL_1

TP135 AFTE14P-GP

48

TP133 AFTE14P-GP

12,35,36

LPC_LFRAME#

7,13,25,31,32,33,35,36,52

PLT_RST1#

TP165 AFTE14P-GP
TP167 AFTE14P-GP
TP169 AFTE14P-GP

5V_S5

TP170 AFTE14P-GP

TPCN1 Conn. Test Point


keep on conector side

5V_S5

TP171 AFTE14P-GP

AFTE14P-GP

3,36

TP123 AFTE14P-GP

TP117 AFTE14P-GP

TP143 AFTE14P-GP

5V_S0

TP77

AFTE14P-GP

5V_S0

TP93

AFTE14P-GP

TP108 AFTE14P-GP

PCLK_FWH

DCIN1 Conn. Test Point


keep on connector side

AFTE14P-GP

AFTE14P-GP

12,35,36 LPC_LAD3

TP21

TP41

12,35,36 LPC_LAD2

TP24

AFTE14P-GP

12,35,36 LPC_LAD1

USBPP2

TP63

USBPN2

38

13,24

SPKR_R-

AFTE14P-GP

38 Volume_Down#_1

13,24

SPKR_R+

AFTE14P-GP

Volume_Up#_1

TP58

TP138 AFTE14P-GP

28,29

TP67

TP140 AFTE14P-GP

USBPP1

28,29

TP141 AFTE14P-GP

13,24

SPKR_R1 Conn. Test Point


keep on conector side

AFTE14P-GP

38 PWR_CON_LED#

USBPN1

AFTE14P-GP

TP69

13,24

24,35 USB_PWR_EN#

TP70

3D3V_S0

TP166 AFTE14P-GP

38 PWR_CON_BTN#_1

12,35,36 LPC_LAD0

3D3V_S0

USBCN1 Conn. Test Point


keep on connector side

PSCN1 Conn. Test Point


keep on connector side

DB1 Conn. Test Point


keep on conector side

13,24

FPCN1 Conn. Test Point


keep on connector side

3D3V_AUX_S5

4,6

SPKR_L1 Conn. Test Point


keep on conector side

37

TP_DATA

37

TP_CLK

TP106 AFTE14P-GP

TP91

AFTE14P-GP

TP90

AFTE14P-GP

37 TP_RIGHT

TP80

AFTE14P-GP

37 TP_LEFT

TP79

AFTE14P-GP

BAT_IN#_1
BT+

BT+

JV50

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

AFTE_TP
Size
A3
Date:

Wistron Corporation

Document Number

Rev

JV50
Thursday, January 08, 2009

SB
Sheet
E

51

of

60

3D3V_S0

2 C198
2 C203

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEX_TXP7 AM24
PEX_TXN7 AM25

PEG_TXP6
PEG_TXN6
PEG_RXP7
PEG_RXN7

AP23
AN23

PEG_TXP7
PEG_TXN7
PEG_RXP8
PEG_RXN8

AN25
AP25

DIS1
DIS1

2 C210
2 C216

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEG_TXP8
PEG_TXN8
PEG_RXP9
PEG_RXN9

PEX_TXP8 AL25
PEX_TXN8 AK25

AR25
AR26

DIS1
DIS1

2 C221
2 C212

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEG_TXP9
PEG_TXN9

PEX_TXP9 AL26
PEX_TXN9 AM26

AP26
AN26

PEG_RXP10
PEG_RXN10

DIS1
DIS1

2 C231
2 C227

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEG_TXP10
PEG_TXN10
PEG_RXP11
PEG_RXN11

AN28
AP28

DIS1
DIS1

2 C225
2 C230

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEG_TXP11
PEG_TXN11

AR28
AR29

DIS1
DIS1

2 C238
2 C244

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEX_TXP13AM29
PEX_TXN13AM30

AP29
AN29

PEG_TXP13
PEG_TXN13
PEG_RXP14
PEG_RXN14

AN31
AP31

DIS1
DIS1

2 C248
2 C262

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEX_TXP14AM31
PEX_TXN14AM32

DIS1
DIS1

2 C260
2 C246

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEX_TXP15 AN32
PEX_TXN15AP32

PEG_TXP14
PEG_TXN14
PEG_RXP15
PEG_RXN15

AR34
AP34

1
2
1
2

1
2

1
2

1
2
3
4

SPDIF_GPU

27

M08B1 USE 72.24C16.Z01 That


include Nvidia HDCP core

TPAD14-GP

TP82

R111
36KR2F-GP

DIS
DIS
3

DIS

PEX_TX6
PEX_TX6#

C111

DIS

C572

OSC_SPREAD

DIS

2
R91

DIS 0R2J-2-GP

VDD33
VDD33
VDD33
VDD33
VDD33

PEX_TX7
PEX_TX7#

AE9
AD9
AF9

PLLVDD
VID_PLLVDD
SP_PLLVDD

XTALSSIN D2

XTALSSIN XTALOUTBUFF

B1

XTALIN

R87
10KR2J-3-GP

XTALOUT

XTALOUTBUFF 1

D1
B2

DIS

N10M-GE1-B-U2-GP

DY

3D3V_S0

PEX_RX6
PEX_RX6#

14 OF 16

VGA1N

1
2

C112

1
2

C581

VIO_PLLVDD

DIS

C702
SC4D7U6D3V3KX-GP

modify by NV

PEX_RX5
PEX_RX5#

TP75

TPAD14-GP

R347
10KR2J-3-GP

71.0N10M.00U
DIS
X2

J10
J11
J12
J13
J9

C126

PEX_RX7
PEX_RX7#

DIS

PEX_TX8
PEX_TX8#

C127

VGA_XIN1

DIS

XTALIN

R92

XTALOUT

DY

DIS 0R2J-2-GP

XTAL-27MHZ-59-GP-U
C94
SC20P50V2JN-1GP

C103
SC20P50V2JN-1GP

DY

DY

PEX_RX8
PEX_RX8#
PEX_TX9
PEX_TX9#
VDD_SENSE
GND_SENSE

PEX_RX9
PEX_RX9#

AD20
AD19

NVVDD_SENSE
NVGND_SENSE

TP111 TPAD14-GP
TP110 TPAD14-GP

1
1

PEX_RX10
PEX_RX10#
L13

PEX_TX11
PEX_TX11#
PEX_PLLVDD

PEX_PLLVDD

AG14

1D1V_S0

DIS

PEX_RX11
PEX_RX11#

C138

PEX_TX12
PEX_TX12#
PEX_RX12
PEX_RX12#

DIS

PEX_TX13
PEX_TX13#

C570

DIS

C579

DIS

IND-10NH-12-GP

C558

DIS

C701

DIS

Logical Strap Bit Mapping


Resistor Pull-up Pull-down
5Kohms
1000
0000
10Kohms
1001
0001
15Kohms
1010
0010
20Kohms
1011
0011
25Kohms
1100
0100
30Kohms
1101
0101
35Kohms
1110
0110
45Kohms
1111
0111

56
56
56

PEX_RX13
PEX_RX13#
PEX_TX14
PEX_TX14#

PEX_RFU1

PEX_RX14
PEX_RX14#

PEX_RFU2
PEX_TERMP

AG21

GPU_ROM_SI

STRAP1

3GIO_PADCFG_LUT_ADR0=1
3GIO_PADCFG_LUT_ADR1=0
3GIO_PADCFG_LUT_ADR2=0
3GIO_PADCFG_LUT_ADR3=0

GPU_ROM_SO

STRAP2

PCI_DEVID_0=0
PCI_DEVID_1=0
PCI_DEVID_2=1
PCI_DEVID_3=1

GPU_ROM_SCLK

for Hynix 64X16


RAM_CFG_0=0
RAM_CFG_1=0
RAM_CFG_2=0
RAM_CFG_3=0

for Samsung 64X16


RAM_CFG_0=1
RAM_CFG_1=0
RAM_CFG_2=0
RAM_CFG_3=0

for Qimonda 64X16


RAM_CFG_0=0
RAM_CFG_1=1
RAM_CFG_2=0
RAM_CFG_3=0

TV_MODE_BIT0=1
TV_MODE_BIT1=0
TV_MODE_BIT2=0
XCLK_277
=1
PEX_PLL_EN_TERM100=0
SLOT_CLK_COFIG
=1
SUB_VENDOR
=0
PCI_DEVID_EXT
=0

GPU_ROM_SI
GPU_ROM_SO
GPU_ROM_SCLK

STRAP0
STRAP1
STRAP2

DY
2

R118

R124

15KR2F-GP

DIS R116
2

DIS R102
2

R81

DIS R349
2

R103

2KR2F-3-GP

2
15KR2F-GP

DY
2

R348

10KR2F-2-GP

DY

AP35 PEX_TESTMODE

15KR2F-GP

10KR2F-2-GP

DY
45K3R2F-L-GP

3D3V_S0

DIS R100
2

2KR2F-3-GP

DY
2

24K9R2F-L-GP

DY

PEX_TERMP

R82

2
45K3R2F-L-GP

DIS R350
2

2KR2F-3-GP

2
4K99R2F-L-GP

SB 1215

R407
10KR2J-3-GP

71.0N10M.00U
DIS

USER_BIT0=1
USER_BIT1=1
USER_BIT2=1
USER_BIT3=1

DIS R127
3D3V_S0

AG20

R155
2K49R2F-GP

TESTMODE

STRAP0

AG19

PEX_TX15
PEX_TX15#
PEX_RX15
PEX_RX15#

SB 1215

modify by NV and need to check NV mail

PEX_TX10
PEX_TX10#

N10M-GE1-B-U2-GP

DIS
A

A2
GND

DIS

modify by NV

PEG_TXP15
PEG_TXN15

AR31
AR32

PEX_TX5
PEX_TX5#

SC4D7U6D3V3KX-GP

PEX_TXP12 AK29
PEX_TXN12 AL29

PEX_RX4
PEX_RX4#

SC4D7U6D3V3KX-GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

A0

DIS A1

L16
BLM18AG221SN1D-GP

SC1U6D3V2KX-GP

2 C236
2 C240

PEX_TX4
PEX_TX4#

1D1V_S0

SCD1U10V2KX-5GP

DIS1
DIS1

PEG_TXP12
PEG_TXN12
PEG_RXP13
PEG_RXN13

PEX_TXP11 AL28
PEX_TXN11AK28

PEX_RX3
PEX_RX3#

SCD01U16V2KX-3GP

PEG_RXP12
PEG_RXN12

PEX_TXP10AM27
PEX_TXN10AM28

VCC
WP
SCL
SDA

DIS1
DIS1

AR22
AR23

8
7
6
5

PEX_TXP6 AL23
PEX_TXN6 AM23

SCD1U16V2KX-3GP
U9

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

BUFRST# 1

PEG_RXP6
PEG_RXN6

RFU_GND
RFU_GND

STRAP_REF_MIOB

DIS1
DIS1

2 C191
2 C200

PEG_TXP5
PEG_TXN5

DIS

AK14
K9

PEX_TXP5 AL22
PEX_TXN5 AK22

Consign Part : CS.4AP72.003

C117
R121

DIS

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

R120

71.0N10M.00U
DIS

SCD1U10V2KX-5GP

2 C640
2 C641

PEX_TX3
PEX_TX3#

SCD01U16V2KX-3GP

DIS1
DIS1

DY
3D3V_S0

N10M-GE1-B-U2-GP

AN22
AP22

PEX_RX2
PEX_RX2#

PEG_RXP5
PEG_RXN5

PEX_TXP4 AM21
PEX_TXN4 AM22

HDCP_SDA

DY
2

SCD1U16V2KX-3GP

DIS DIS

A2
AB7
AD6
AF6
AG6
AJ5
AK15
AL7
D35
E35
E7
F7
H32
M7
P6
P7
R7
U7
V6

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

M9

R117
40K2R2F-GP

SC4700P50V2KX-1GP

2 C631
2 C637

HDCP_CLK

G6

A4
C5

STRAP_REF_3V3

SCD1U10V2KX-4GP

DIS1
DIS1

PEG_TXP4
PEG_TXN4

N9

SC1U6D3V2KX-GP

AP20
AN20

F6

A5

SPDIF

SC1U6D3V2KX-GP

PEG_RXP4
PEG_RXN4

PEX_TXP3 AL20
PEX_TXN3 AM20

NC#A2
NC#AB7
NC#AD6
NC#AF6
NC#AG6
NC#AJ5
NC#AK15
NC#AL7
NC#D35
NC#E35
NC#E7
NC#F7
NC#H32
NC#M7
NC#P6
NC#P7
NC#R7
NC#U7
NC#V6

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

PEX_TX2
PEX_TX2#

2 C173
2 C176

I2CH_SCL

8
7
6
5

AT24C16BN-SHBY-B-GP

PEX_RX1
PEX_RX1#

DIS1
DIS1

PEG_TXP3
PEG_TXN3

GPU_ROM_SI
GPU_ROM_SO
GPU_ROM_SCLK

DIS

I2CH_SDA

STRAP_MIOB

AR19
AR20

GPU_ROM_CS#

D3
C4
D4

HDA_BCLK
HDA_RST#
HDA_SDI
HDA_SDO
HDA_SYNC

R126
10KR2J-3-GP

PEG_RXP3
PEG_RXN3

PEX_TXP2 AL19
PEX_TXN2 AK19

DIS

R115
40K2R2F-GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

D7
D6
C7
B7
A7

HDA_SDATAIN2

10R2J-2-GP

PEX_TX1
PEX_TX1#

2 C618
2 C628

1R125

PEX_RX0
PEX_RX0#

DIS1
DIS1

PEG_TXP2
PEG_TXN2

DIS

12 ACZ_BITCLK_GPU
12 ACZ_RST#_GPU
12
ACZ_SDIN2
12 ACZ_SDATAOUT_GPU
12 ACZ_SYNC_GPU

VCC
HOLD#
SCK
SI

AT25F512AN-10SU-GP

C3

modify by NV

BUFRST#
PGOOD_OUT#

PEG_RXP2
PEG_RXN2

AN19
AP19

DIS

C178

STRAP_3V3

PEG_TXP1
PEG_TXN1

DIS

C182

DIS

AP17
AN17

DIS

C149

PEX_TX0
PEX_TX0#

PEX_TXP1 AM18
PEX_TXN1 AM19

DIS

C133

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

DIS

1C195
2

CS#
SO
WP#
GND

2 C160
2 C168

DIS

C81

2K2R2J-2-GP

DIS1
DIS1

PEX_REFCLK
PEX_REFCLK#

ROM_CS#

2K2R2J-2-GP

PEX_TXP0 AL17
PEX_TXN0 AM17

DIS

1C118

C124

10KR2J-3-GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

RFU#J26
RFU#J25

ROM_SI
ROM_SO
ROM_SCLK

SC4D7U6D3V3KX-GP

PEG_RXP1
PEG_RXN1

2 C159
2 C164

J26
J25

U10

1
2
3
4

13 OF 16

VGA1M

SC4D7U6D3V3KX-GP

AR16
AR17

DIS1
DIS1

PEX_TSTCLK_OUT
PEX_TSTCLK_OUT#

C132

AG25
AG26
AJ14
AJ15
AJ19
AJ21
AJ22
AJ24
AJ25
AJ27
AK18
AK20
AK23
AK26
AL16

SC4D7U6D3V3KX-GP

PEX_TSTCLK_OUT AJ17
PEX_TSTCLK_OUT# AJ18
200R2F-L-GP

PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD

SC22U6D3V5MX-2GP

PEG_TXP0
PEG_TXN0

PEX_CLKREQ

DIS

R99

DIS

VGA NB9P-GE2 Consign Part : CS.4AF71.005

C695

SC1U6D3V2KX-GP

7 PEG_TXP[15..0]
7 PEG_TXN[15..0]

PEX_RST#

DIS

SCD47U6D3V2KX-GP

PEG_RXP0
PEG_RXN0

AR13

R148

3 CLK_PCIE_PEG
3 CLK_PCIE_PEG#
7 PEG_RXP[15..0]
7 PEG_RXN[15..0]

AM16

SCD47U6D3V2KX-GP

PEX_CLKREQ

SCD1U10V2KX-5GP

DIS

DIS

C161

1D1V_S0

SCD1U10V2KX-5GP

TPAD14-GP TP186

DIS

C202

SC4D7U6D3V3KX-GP

PLT_RST1#

DIS

AG11
AG12
AG13
AG15
AG16
AG17
AG18
AG22
AG23
AG24

C167

SC1U6D3V2KX-GP

7,13,25,31,32,33,35,36,51

C156

SCD1U10V2KX-5GP

PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD

AK16
AK17
AK21
AK24
AK27

SCD1U10V2KX-5GP

PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD

R140
0R0402-PAD-1-GP
PEX_RST#
1
2

1D1V_S0

1 OF 16

VGA1A

DIS
JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

N10M(1/6)_PEG
Size
A2
Date:
5

Document Number

Rev

SB

JV50
Thursday, January 08, 2009
1

Sheet

52

of

60

modify by NV

1
2

DIS

1
2

2
1

2
1

2
1
2

1
2

2
1

C184

DIS

SC4D7U6D3V3KX-GP

FBA_CMD_0 58
FBA_CMD_1 58,59
FBA_CMD_2 58
FBA_CMD_3 58,59
FBA_CMD_4 59
FBA_CMD_5 59
FBA_CMD_6 59
TP115 TPAD14-GP

FBA_CMD_27

T32
T31
AC31
AC30

FBA_CLK0
FBA_CLK0#
FBA_CLK1
FBA_CLK1#

T30

FBA_DEBUG

A0
A1
A3
A4
A5
CS1*
CS0*
WE*
BA0

CS1*
CS0*
WE*
BA0
CKE
RST/ODT

CKE
RST/ODT
A2
A12
RAS*
A11
A10
BA1
A8
A9
A6

A12
RAS*
A11
A10
BA1
A8
A9
A6
A5
A7
A4
CAS*
A13
BA2
RFU0
RFU1
RFU2

A7
CAS*
A13
BA2
RFU0
RFU1
RFU2

FBA_CMD_12
R191

DIS

DIS

F11
D10
D15
A16
D27
D28
D34
A34
E10
A10
D14
C14
E26
B26
D32
A32

58,59

D9
B10
E14
B14
F26
A26
D31
A31

FBVDD

R179

G11
G12
G14
G15
G24
G25
G27
G28

60D4R2F-GP

DIS

DIS

DIS

L7

1D1V_S0

FBC_DQM0
FBC_DQM1
FBC_DQM2
FBC_DQM3
FBC_DQM4
FBC_DQM5
FBC_DQM6
FBC_DQM7
FBC_DQS_WP0
FBC_DQS_WP1
FBC_DQS_WP2
FBC_DQS_WP3
FBC_DQS_WP4
FBC_DQS_WP5
FBC_DQS_WP6
FBC_DQS_WP7
FBC_DQS_RN0
FBC_DQS_RN1
FBC_DQS_RN2
FBC_DQS_RN3
FBC_DQS_RN4
FBC_DQS_RN5
FBC_DQS_RN6
FBC_DQS_RN7
RFU_G11
RFU#_G12
RFU_G14
RFU#_G15
RFU_G24
RFU#_G25
RFU_G27
RFU#_G28

FBC_CMD0
FBC_CMD1
FBC_CMD2
FBC_CMD3
FBC_CMD4
FBC_CMD5
FBC_CMD6
FBC_CMD7
FBC_CMD8
FBC_CMD9
FBC_CMD10
FBC_CMD11
FBC_CMD12
FBC_CMD13
FBC_CMD14
FBC_CMD15
FBC_CMD16
FBC_CMD17
FBC_CMD18
FBC_CMD19
FBC_CMD20
FBC_CMD21
FBC_CMD22
FBC_CMD23
FBC_CMD24
FBC_CMD25
FBC_CMD26
FBC_CMD27
FBC_CMD28
FBC_CMD29
FBC_CMD30

FBC_CLK0
FBC_CLK0#
FBC_CLK1
FBC_CLK1#

C17
B19
D18
F21
A23
D21
B23
E20
G21
F20
F19
F23
A22
C22
B17
F24
C25
E22
C20
B22
A19
D22
D20
E19
D19
F18
C19
F22
C23
B20
A20
B

E17
D17
D23
E23

modify by NV
FBC_DEBUG

FBAC_PLLAVDD
FBAC_DLLAVDD

N27
P27
R27
T27
U27
U29
V27
V29
V34
W27
Y27

G19

J19
J18

FB_PLLAVDD 1

TP109 TPAD14-GP

K27

FBCAL_PD_VDDQ

L27

FBCAL_PU_GND

M27

FBCAL_TERM_GND 1

FBVDD

BLM18AG221SN1D-GP

DIS

SC4D7U6D3V3KX-GP

N10M-GE1-B-U2-GP

71.0N10M.00U
DIS

FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ

C201

SC1U6D3V2KX-GP

FB_VREF

C223

FB_PLLAVDD

AG27
AF27

FBC_D0
FBC_D1
FBC_D2
FBC_D3
FBC_D4
FBC_D5
FBC_D6
FBC_D7
FBC_D8
FBC_D9
FBC_D10
FBC_D11
FBC_D12
FBC_D13
FBC_D14
FBC_D15
FBC_D16
FBC_D17
FBC_D18
FBC_D19
FBC_D20
FBC_D21
FBC_D22
FBC_D23
FBC_D24
FBC_D25
FBC_D26
FBC_D27
FBC_D28
FBC_D29
FBC_D30
FBC_D31
FBC_D32
FBC_D33
FBC_D34
FBC_D35
FBC_D36
FBC_D37
FBC_D38
FBC_D39
FBC_D40
FBC_D41
FBC_D42
FBC_D43
FBC_D44
FBC_D45
FBC_D46
FBC_D47
FBC_D48
FBC_D49
FBC_D50
FBC_D51
FBC_D52
FBC_D53
FBC_D54
FBC_D55
FBC_D56
FBC_D57
FBC_D58
FBC_D59
FBC_D60
FBC_D61
FBC_D62
FBC_D63

R190

FBA_CLK0 58
FBA_CLK0# 58
FBA_CLK1 59
FBA_CLK1# 59

DIS
FBA_DEBUG

FBA_CMD_11

32..63

A3
A0
A2
A1

10KR2J-3-GP

FBA_CMD_8 58,59
FBA_CMD_9 58,59
FBA_CMD_10 58,59
FBA_CMD_11 58,59
FBA_CMD_12 58,59
FBA_CMD_13 59
FBA_CMD_14 58,59
FBA_CMD_15 58,59
FBA_CMD_16 58,59
FBA_CMD_17 58,59
FBA_CMD_18 58,59
FBA_CMD_19 58,59
FBA_CMD_20 58,59
FBA_CMD_21 58,59
FBA_CMD_22 58
FBA_CMD_23 58,59
FBA_CMD_24 58
FBA_CMD_25 58,59

FBA_CMD_7

CMD0
CMD1
CMD2
CMD3
CMD4
CMD5
CMD6
CMD7
CMD8
CMD9
CMD10
CMD11
CMD12
CMD13
CMD14
CMD15
CMD16
CMD17
CMD18
CMD19
CMD20
CMD21
CMD22
CMD23
CMD24
CMD25
CMD26
CMD27
CMD28
CMD29
CMD30

10KR2J-3-GP

FBA_CLK0
FBA_CLK0#
FBA_CLK1
FBA_CLK1#

V32
W31
U31
Y32
AB35
AB34
W35
W33
W30
T34
T35
AB31
Y30
Y34
W32
AA30
AA32
Y33
U32
Y31
U34
Y35
W34
V30
U35
U30
U33
AB30
AB33
T33
W29

C209

1FB_VREF J27

DIS

C162
SCD47U10V2MX-GP

FBA_CMD0
FBA_CMD1
FBA_CMD2
FBA_CMD3
FBA_CMD4
FBA_CMD5
FBA_CMD6
FBA_CMD7
FBA_CMD8
FBA_CMD9
FBA_CMD10
FBA_CMD11
FBA_CMD12
FBA_CMD13
FBA_CMD14
FBA_CMD15
FBA_CMD16
FBA_CMD17
FBA_CMD18
FBA_CMD19
FBA_CMD20
FBA_CMD21
FBA_CMD22
FBA_CMD23
FBA_CMD24
FBA_CMD25
FBA_CMD26
FBA_CMD27
FBA_CMD28
FBA_CMD29
FBA_CMD30

SCD1U10V2KX-5GP

TPAD14-GP TP113

DIS

C183

0..31

FB_DLLAVDD
FB_PLLAVDD

modify by NV

DIS

C187

DIS

SC4D7U6D3V3KX-GP

RFU_P29
RFU#_R29
RFU_L29
RFU#_M29
RFU_AD29
RFU#_AE29
RFU_AG29
RFU#_AH29

C215

DIS

D11
E11
F10
D8
F8
F9
E8
F12
B11
C13
A11
B8
A8
C8
C11
C10
D12
E13
F17
F15
F16
E16
F14
F13
D13
A13
B13
A14
C16
A17
B16
D16
D24
D26
E25
F25
F27
E28
F28
D29
A25
B25
D25
C26
C28
B28
A28
A29
E29
F29
D30
E31
C33
D33
F32
E32
B29
C29
B31
C31
B32
C32
B34
B35

FBVDD

3 OF 16

VGA1C

C150

SCD47U10V2MX-GP

P29
R29
L29
M29
AD29
AE29
AG29
AH29

FBA_DQS_RN0
FBA_DQS_RN1
FBA_DQS_RN2
FBA_DQS_RN3
FBA_DQS_RN4
FBA_DQS_RN5
FBA_DQS_RN6
FBA_DQS_RN7

DIS

DIS

C219

SCD47U10V2MX-GP

N32
L35
H31
G35
AD32
AC34
AJ31
AJ35

C153

DIS

C211
SCD47U10V2MX-GP

FBADQSN0
FBADQSN1
FBADQSN2
FBADQSN3
FBADQSN4
FBADQSN5
FBADQSN6
FBADQSN7

FBA_DQS_WP0
FBA_DQS_WP1
FBA_DQS_WP2
FBA_DQS_WP3
FBA_DQS_WP4
FBA_DQS_WP5
FBA_DQS_WP6
FBA_DQS_WP7

DIS

C218

SCD1U10V2KX-5GP

58
58
58
58
59
59
59
59

N31
L34
J32
H35
AE31
AC33
AJ32
AJ34

C204

DIS

DIS

C154

SCD1U10V2KX-5GP

FBADQSP0
FBADQSP1
FBADQSP2
FBADQSP3
FBADQSP4
FBADQSP5
FBADQSP6
FBADQSP7

DIS

C217

SCD1U10V2KX-5GP

58
58
58
58
59
59
59
59

FBA_DQM0
FBA_DQM1
FBA_DQM2
FBA_DQM3
FBA_DQM4
FBA_DQM5
FBA_DQM6
FBA_DQM7

C163

SCD1U10V2KX-5GP

FBADQM0
FBADQM1
FBADQM2
FBADQM3
FBADQM4
FBADQM5
FBADQM6
FBADQM7

J23
J24
J29
AA27
AA29
AA31
AB27
AB29
AC27
AD27
AE27
AJ28
B18
E21
G17
G18
G22
G8
G9
H29
J14
J15
J16
J17
J20
J21
J22

SCD1U10V2KX-5GP

58
58
58
58
59
59
59
59

P30
P32
J30
H34
AF32
AF35
AL32
AL34

FBVDD

2 OF 16

FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ

SCD1U10V2KX-5GP

FBA_D0
FBA_D1
FBA_D2
FBA_D3
FBA_D4
FBA_D5
FBA_D6
FBA_D7
FBA_D8
FBA_D9
FBA_D10
FBA_D11
FBA_D12
FBA_D13
FBA_D14
FBA_D15
FBA_D16
FBA_D17
FBA_D18
FBA_D19
FBA_D20
FBA_D21
FBA_D22
FBA_D23
FBA_D24
FBA_D25
FBA_D26
FBA_D27
FBA_D28
FBA_D29
FBA_D30
FBA_D31
FBA_D32
FBA_D33
FBA_D34
FBA_D35
FBA_D36
FBA_D37
FBA_D38
FBA_D39
FBA_D40
FBA_D41
FBA_D42
FBA_D43
FBA_D44
FBA_D45
FBA_D46
FBA_D47
FBA_D48
FBA_D49
FBA_D50
FBA_D51
FBA_D52
FBA_D53
FBA_D54
FBA_D55
FBA_D56
FBA_D57
FBA_D58
FBA_D59
FBA_D60
FBA_D61
FBA_D62
FBA_D63

SCD1U10V2KX-5GP

FBAD[32..63]

R30
R32
P31
N30
L31
M32
M30
L30
P33
P34
N35
P35
N34
L33
L32
N33
K31
K30
G30
K32
G32
H30
F30
G31
H33
K35
K33
G34
K34
E33
E34
G33
AG30
AH31
AG32
AF31
AF30
AD30
AC32
AE30
AE32
AF33
AF34
AE35
AE33
AE34
AC35
AB32
AN33
AK32
AL33
AM33
AL31
AK30
AJ30
AH30
AM35
AH33
AH35
AH32
AH34
AM34
AL35
AJ33

SCD1U10V2KX-5GP

59

FBAD0
FBAD1
FBAD2
FBAD3
FBAD4
FBAD5
FBAD6
FBAD7
FBAD8
FBAD9
FBAD10
FBAD11
FBAD12
FBAD13
FBAD14
FBAD15
FBAD16
FBAD17
FBAD18
FBAD19
FBAD20
FBAD21
FBAD22
FBAD23
FBAD24
FBAD25
FBAD26
FBAD27
FBAD28
FBAD29
FBAD30
FBAD31
FBAD32
FBAD33
FBAD34
FBAD35
FBAD36
FBAD37
FBAD38
FBAD39
FBAD40
FBAD41
FBAD42
FBAD43
FBAD44
FBAD45
FBAD46
FBAD47
FBAD48
FBAD49
FBAD50
FBAD51
FBAD52
FBAD53
FBAD54
FBAD55
FBAD56
FBAD57
FBAD58
FBAD59
FBAD60
FBAD61
FBAD62
FBAD63

FBAD[0..31]

VGA1B
58
D

FBCAL_PD_VDDQ
FBCAL_PU_GND
FBCAL_TERM_GND

DIS R173

1 30D1R2F-L-GP

DIS R172

1 30D1R2F-L-GP

DY

R182

2 40D2R2F-GP

N10M-GE1-B-U2-GP

71.0N10M.00U
DIS

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

N10M(2/6)_MEMORY
Size
A2
Date:
5

Document Number

Rev

SB

JV50
Thursday, January 08, 2009
1

Sheet

53

of

60

AJ12

DACA_VREF

AK12

DACA_RSET

AK13

4 OF 16

DACA_VDD

I2CA_SCL
I2CA_SDA

G1
G4

CRT_DDCCLK 19
CRT_DDCDATA 19

AM13
AL13

CRT_HSYNC
CRT_VSYNC

AM15

CRT_RED

19

AM14

CRT_GREEN

19

CRT_BLUE

19

DACA_VREF
DACA_RSET

DACA_HSYNC
DACA_VSYNC

19
19

R132
124R2F-U-GP

DACA_RED

DIS

DACA_GREEN

DACB_VDD

AC6

DIS

5 OF 16

VGA1E
DACB_VDD

DIS

R136

150R2F-1-GP

R138

150R2F-1-GP

DIS

150R2F-1-GP

R141

N10M-GE1-B-U2-GP

71.0N10M.00U
DIS

DACA_BLUE

AL14
1

DIS

DACA_VDD

1
2

DIS

C122

SCD1U10V2KX-5GP

DIS

C563

SCD1U10V2KX-5GP

DIS

C580

SC4700P50V2KX-1GP

DIS

SC1U6D3V2KX-GP

C571

VGA1D

modify by NV
1

L15
BLM18AG221SN1D-GP
2

3D3V_S0

AC5

R107
10KR2J-3-GP

AB6

DACB_VREF
DACB_RSET
DACB_CSYNC

DIS

DACB_RED
DACB_GREEN
DACB_BLUE

AB5
AA4
AB4
Y4

N10M-GE1-B-U2-GP

71.0N10M.00U
DIS

6 OF 16

VGA1F
AG7

DACC_VDD

I2CB_SCL
I2CB_SDA

DACC_VDD

AK6
AH7

G3
G2

NV_HDMI_CLK
NV_HDMI_DAT

20
20

DACC_VREF
DACC_RSET

DACC_HSYNC
DACC_VSYNC

AM1
AM2

R109
10KR2J-3-GP

DACC_RED

DIS

DACC_GREEN
DACC_BLUE

AK4
AL4
AJ4

N10M-GE1-B-U2-GP

71.0N10M.00U
DIS

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

N10M(3/6)_DAC
Size
A3
Date:
5

Document Number
Thursday, January 08, 2009

Rev

JV50

SB
Sheet
1

54

of

60

AM9
AM10

GPU_TXAOUT1- 18
GPU_TXAOUT1+ 18
GPU_TXAOUT2- 18
GPU_TXAOUT2+ 18

DIS

IFPEF_PLLVDD

AG9
AG10

IFPA_IOVDD
IFPB_IOVDD

IFPB_TXD4#
IFPB_TXD4

AL10
AK10
AL11
AK11

TXAOUT3- 1
TXAOUT3+1

TP101 TPAD14-GP
TP99 TPAD14-GP

AJ6

GPU_TXBCLK- 18
GPU_TXBCLK+ 18

AP8
AN8

AE7

GPU_TXBOUT0- 18
GPU_TXBOUT0+ 18

DIS

IFPB_TXD5#
IFPB_TXD5
IFPB_TXD6#
IFPB_TXD6
IFPB_TXD7#
IFPB_TXD7

AN10
AP10

GPU_TXBOUT1- 18
GPU_TXBOUT1+ 18

AR10
AR11

GPU_TXBOUT2- 18
GPU_TXBOUT2+ 18

AP11
AN11

TXBOUT3- 1
TXBOUT3+1

IFPEF_IOVDD

AD7

IFPEF_PLLVDD
IFPEF_RSET

DPL3_TXC#_AE5
DPL3_TXC_AE6
DPL2_TXD0#_AF5
DPL2_TXD0_AF4

IFPE_IOVDD

DPL1_TXD1#_AG4
DPL1_TXD1_AH4

IFPF_IOVDD

DPL0_TXD2#_AH5
DPL0_TXD2_AH6

AE5
AE6
AF5
AF4
AG4
AH4
AH5
AH6

R110
10KR2J-3-GP

TP183 TPAD14-GP
TP184 TPAD14-GP

DIS

N10M-GE1-B-U2-GP

AUX#_AF2
AUX_AF3

71.0N10M.00U
DIS

AD4
AE4

C101

AUX#_AD4
AUX_AE4

AL1
AN13
AP13

9 OF 16

VGA1I
R101
10KR2J-3-GP

DIS

GPU_TXAOUT0- 18
GPU_TXAOUT0+ 18

1
IFPA_TXD3#
IFPA_TXD3

SC470P50V2KX-3GP

DIS

C113

GPU_TXACLK- 18
GPU_TXACLK+ 18

AL8
AM8

IFPA_TXD2#
IFPA_TXD2

IFPB_TXC#
IFPB_TXC

SC4700P50V2KX-1GP

SC4D7U6D3V3KX-GP

C96

IFPA_TXD1#
IFPA_TXD1

DY

IFPAB_IOVDD
1

DIS

IFPAB_PLLVDD
IFPAB_RSET

R128
1KR2F-3-GP

L2
BLM18AG221SN1D-GP
1
2

AM12
AM11

DIS

IFPA_TXD0#
IFPA_TXD0

DIS

C573

SCD1U10V2KX-5GP

C582

SC4700P50V2KX-1GP

DIS

SC4D7U6D3V3KX-GP

C560

DIS

FBVDD

IFPAB_PLLVDD AK9
IFPAB_RSET
AJ11

2
1

IFPA_TXC#
IFPA_TXC

modify by NV

7 OF 16

VGA1G

FBVDD
L12
BLM18AG221SN1D-GP

AF2
AF3
C

DPL3_TXC#_AH3
DPL3_TXC_AH2
DPL2_TXD0#_AH1
DPL2_TXD0_AJ1
DPL1_TXD1#_AJ2
DPL1_TXD1_AJ3
DPL0_TXD2#_AL3
DPL0_TXD2_AL2

8 OF 16

VGA1H

AH3
AH2
AH1
AJ1
AJ2
AJ3
AL3
AL2

N10M-GE1-B-U2-GP
AUX#_AN3
AUX_AP2
L1
BLM18AG221SN1D-GP
2

AJ9

IFPCD_RSET

AK7

AR2
AP1

IFPC_L3#
IFPC_L3

DIS1

AM4
AM3

IFPC_L2#
IFPC_L2

DIS1

AM5
AL5

IFPC_L1#
IFPC_L1

DIS1

DPL0_TXD2#_AM6
DPL0_TXD2_AM7

AM6
AM7

IFPC_L0#
IFPC_L0

DIS1

DIS

IFPD_IOVDD

C578

C569

2
2
2
2

4
3

RN56
SRN0J-10-GP-U

HDMI_CLK- 7,20
HDMI_CLK+ 7,20

4
3

RN16
SRN0J-10-GP-U

HDMI_DATA0- 7,20
HDMI_DATA0+ 7,20

4
3

RN17
SRN0J-10-GP-U

HDMI_DATA1- 7,20
HDMI_DATA1+ 7,20

4
3

RN19
SRN0J-10-GP-U

HDMI_DATA2- 7,20
HDMI_DATA2+ 7,20

IFPC_IOVDD

DIS

AUX#_AN4
AUX_AP4

SC470P50V2KX-3GP

AK8
SC4700P50V2KX-1GP

DIS

71.0N10M.00U
DIS

TP179 TPAD14-GP
TP178 TPAD14-GP

DIS

SC1U6D3V2KX-GP

SC4D7U6D3V3KX-GP

DIS

C562

DPL3_TXC#_AR2
DPL3_TXC_AP1
DPL2_TXD0#_AM4
DPL2_TXD0_AM3
DPL1_TXD1#_AM5
DPL1_TXD1_AL5

AJ8

C106

IFPCD_RSET

R112
1KR2F-3-GP

L14
modify by NV
BLM18AG221SN1D-GP
IFPCD_IOVDD
2

DIS

IFPCD_PLLVDD

DIS

IFPCD_PLLVDD

2
1

DIS

C92

SC470P50V2KX-3GP

1D1V_S0

IFPC_AUX# 1
IFPC_AUX
1

modify by NV
C97

SC4700P50V2KX-1GP

DIS

SC1U6D3V2KX-GP

C95

DIS

FBVDD

AN3
AP2

DPL3_TXC#_AR4
DPL3_TXC_AR5
DPL2_TXD0#_AP5
DPL2_TXD0_AN5
DPL1_TXD1#_AN7
DPL1_TXD1_AP7
DPL0_TXD2#_AR7
DPL0_TXD2_AR8

AN4
AP4
AR4
AR5
AP5
AN5
AN7
AP7
AR7
AR8

N10M-GE1-B-U2-GP

JV50

71.0N10M.00U
DIS

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

N10M(4/6)
Size
A3
Date:
5

Document Number
Thursday, January 08, 2009

Rev

JV50

SB
Sheet
1

55

of

60

RN54
I2CD_SCL
I2CD_SDA

2
1

3
4

3D3V_S0

DIS
R108

modify by NV
TPAD14-GP TP85

1MIOACAL_PD_VDDQ

U5

1MIOACAL_PD_GND

T5

MIOA_VDDQ
MIOA_VDDQ
MIOA_VDDQ
MIOA_VDDQ

MIOAD0
MIOAD1
MIOAD2
MIOAD3
MIOAD4
MIOAD5
MIOAD6
MIOAD7
MIOAD8
MIOAD9
MIOAD10
MIOACAL_PD_VDDQ MIOAD11
MIOAD12
MIOACAL_PU_GND
MIOAD13
MIOAD14

N5

NV_GPIO9
1
10KR2J-3-GP

B4
TPAD14-GP TP94

1VGA_THERMDC

TPAD14-GP TP100

1VGA_THERMDA

THERMDN

DY

1
1
1
1
1
1

71.0N10M.00U
DIS

TP103
TP104
TP105
TP107
TP102

1
2

DIS

TPAD14-GP TP96
TPAD14-GP TP89
B

11 OF 16

VGA1K

SCD1U10V2KX-4GP

C114

AA9
AB9
W9
Y9

1MIOBCAL_PD_VDDQ

AA7

1MIOBCAL_PD_GND

AA6

AF1

MIOB_VDDQ
MIOB_VDDQ
MIOB_VDDQ
MIOB_VDDQ

MIOBCAL_PD_VDDQ
MIOBCAL_PU_GND

MIOB_VREF

R131
10KR2J-3-GP

MIOBD0
MIOBD1
MIOBD2
MIOBD3
MIOBD4
MIOBD5
MIOBD6
MIOBD7
MIOBD8
MIOBD9
MIOBD10
MIOBD11
MIOBD12
MIOBD13
MIOBD14
MIOBD15
MIOBD16
MIOBD17

MIOB_CTL3
MIOB_HSYNC
MIOB_VSYNC
MIOB_DE

MIOB_CLKOUT
MIOB_CLKOUT#
MIOB_CLKIN

Y1
Y2
Y3
AB3
AB2
AB1
AC4
AC1
AC2
AC3
AE3
AE2
U6
W6
Y6
W5
W7
V7

DIS

THERMDP

I2CC_SCL
I2CC_SDA
I2CD_SCL
I2CD_SDA
I2CE_SCL
I2CE_SDA

GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIO8
JTAG_TCK
AP14
JTAG_TCK
GPIO9
JTAG_TMS
AR14
JTAG_TMS
GPIO10
JTAG_TDI
AN14
JTAG_TDI
GPIO11
JTAG_TDO
AN16
JTAG_TDO
GPIO12
JTAG_TRST#
AP16
JTAG_TRST#
GPIO13
GPIO14
GPIO15
R130
GPIO16
10KR2J-3-GP
GPIO17
GPIO18
GPIO19
GPIO20
GPIO21
SWAP_RDY_A/GPIO22
DIS
STEREO/GPIO23
1

R4
T4
N4
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP
TPAD14-GP

I2CS_SCL
I2CS_SDA

P5
N3
L3
N2

N10M-GE1-B-U2-GP

3D3V_S0

12 OF 16
E2
E1

SMBC_Therm 34,35
SMBD_Therm 34,35

C110

B5

3D3V_S0

SRN10KJ-5-GP

DIS

SC2200P50V2KX-2GP

MIOA_CLKOUT
MIOA_CLKOUT#
MIOA_CLKIN

DIS
2

VGA1L

MIOA_VREF

MIOA_CTL3
MIOA_HSYNC
MIOA_VSYNC
MIOA_DE

I2CE_SCL
I2CE_SDA

3D3V_S0

DIS

R122

N1
P4
P1
P2
P3
T3
T2
T1
U4
U1
U2
U3
R6
T6
N6

TPAD14-GP TP84

NV_GPIO8
2
10KR2J-3-GP

10 OF 16

VGA1J
P9
R9
T9
U9

3D3V_S0

SRN10KJ-5-GP
RN55
2
3
1
4

E3
E4
F4
G5
D5
E5

I2CD_SCL
I2CD_SDA
I2CE_SCL
I2CE_SDA

K1
K2
K3
H3
H2
H1
H4
H5
H6
J7
K4
K5
H7
J4
J6
L1
L2
L4
M4
L7
L5
K6
L6
M6

LCD_EDID_CLK
LCD_EDID_DAT

18
18

HDMI_A_HPD

20

LCDVDD_ON 18
BLON_IN
35
NVVDD_ALTV0 49
NVVDD_ALTV1 49

NVVDD_ALTV0
NVVDD_ALTV1
NV_GPIO8
NV_GPIO9
MEM_VREF_CTRL1

TP83

TPAD14-GP

modify by NV

N10M-GE1-B-U2-GP

71.0N10M.00U
DIS

STRAP0
STRAP1
STRAP2

modify by NV

STRAP0 52
STRAP1 52
STRAP2 52

W3
W1
W2
Y5

V4
W4
AE1

N10M-GE1-B-U2-GP

71.0N10M.00U
DIS

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

N10M(5/6)_MIO/ GPIO
Size
A3
Date:
5

Document Number
Thursday, January 08, 2009

Rev

JV50

SB
Sheet
1

56

of

60

VGA1O15 OF 16

VGA_CORE

1
2

1
2

2
1
2

1
1

1
2

1
2

C120

DIS

DIS

C172

C166
SC4D7U10V3KX-GP

DIS

DIS

1
2

C180

SCD47U6D3V2KX-GP

C131

SC4D7U10V3KX-GP

DIS

C152 1

SCD47U6D3V2KX-GP

71.0N10M.00U
DIS

SC4D7U10V3KX-GP

N10M-GE1-B-U2-GP

C197

DIS

SCD47U6D3V2KX-GP

DIS

C144

SCD47U6D3V2KX-GP

DIS

C199

DIS

SCD47U6D3V2KX-GP

DIS

C129

DIS

C192

DIS

2
1
2

C142

1
2
2

DIS

SCD1U10V2KX-5GP

C121

DIS

SCD47U6D3V2KX-GP

C125 1

DIS

C171

SCD1U10V2KX-5GP

DIS

C145

SCD47U6D3V2KX-GP

DIS

DIS

C179

C123

DIS

SCD1U10V2KX-5GP

C193

DIS

SCD1U10V2KX-5GP

C148

DIS

DIS

C134

SCD1U10V2KX-5GP

DIS

C181

SCD1U10V2KX-5GP

C155

VGA_CORE

SCD47U6D3V2KX-GP

P21
P23
P25
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
T12
T14
T16
T18
T20
T22
T24
V11
V13
V15
V17
V19
V21
V23
V25
W11
W12
W13
W14
W15
W16
W17
W18
W19
W20
W21
W22
W23
W24
W25
Y12
Y14
Y16
Y18
Y20
Y22
Y24

SCD47U6D3V2KX-GP

VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

SCD1U10V2KX-5GP

VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

VGA1P 16 OF 16
AB11
AB13
AB15
AB17
AB19
AB21
AB23
AB25
AC11
AC12
AC13
AC14
AC15
AC16
AC17
AC18
AC19
AC20
AC21
AC22
AC23
AC24
AC25
AD12
AD14
AD16
AD18
AD22
AD24
L11
L12
L13
L14
L15
L16
L17
L18
L19
L20
L21
L22
L23
L24
L25
M12
M14
M16
M18
M20
M22
M24
P11
P13
P15
P17
P19

VGA_CORE

SCD1U10V2KX-5GP

SCD47U6D3V2KX-GP

E15
E18
E24
E27
E30
E6
E9
F2
F31
F34
F5
J2
J31
J34
J5
L9
M11
M13
M15
M17
M19
M2
M21
M23
M25
M31
M34
M5
N11
N12
N13
N14
N15
N16
N17
N18
N19
N20
N21
N22
N23
N24
N25
P12
P14
P16
P18
P20
P22
P24
R2
R31
R34
R5
T11
T13
T15
T17
T19
T21
T23
T25
U11
U12
U13
U14
U15
U16
U17
U18
U19
U20
U21
U22
U23
U24
U25
V12
V14
V16
V18
V2
V20
V22
V24
V31
V5
V9
Y11
Y13
Y15
Y17
Y19
Y21
Y23
Y25

SC1U6D3V3KX-2GP

GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND

GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND

SC1U6D3V3KX-2GP

AA11
AA12
AA13
AA14
AA15
AA16
AA17
AA18
AA19
AA2
AA20
AA21
AA22
AA23
AA24
AA25
AA34
AA5
AB12
AB14
AB16
AB18
AB20
AB22
AB24
AC9
AD11
AD13
AD15
AD17
AD2
AD21
AD23
AD25
AD31
AD34
AD5
AE11
AE12
AE13
AE14
AE15
AE16
AE17
AE18
AE19
AE20
AE21
AE22
AE23
AE24
AE25
AG2
AG31
AG34
AG5
AK2
AK31
AK34
AK5
AL12
AL15
AL18
AL21
AL24
AL27
AL30
AL6
AL9
AN2
AN34
AP12
AP15
AP18
AP21
AP24
AP27
AP3
AP30
AP33
AP6
AP9
B12
B15
B21
B24
B27
B3
B30
B33
B6
B9
C2
C34
E12

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

N10M-GE1-B-U2-GP

71.0N10M.00U
DIS

Title

N10M(6/6)_POWER
Size
A3
Date:
5

Document Number
Thursday, January 08, 2009

Rev

JV50

SB
Sheet
1

57

of

60

K4N1G164QQ-HC20-GP

1
2

1
2

2
1

1
2

1
2

2
1

1
2

2
1
2

VSS
VSS
VSS
VSS
VSS

DIS

DY

DIS

C372

DIS

1
2

1
2

C312

DIS

C366

DIS

C338

DIS

C322

C303

A3
E3
J3
N1
P9

DIS

C318

DY

C336

C301

NC#A2
NC#E2
BA2
NC#R3
NC#R7
NC#R8

C334

A7
B2
B8
D2
D8
E7
F2
F8
H2
H8

VREF

DIS

FBVDD

UDQS
UDQS#

VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ

C339

LDQS
LDQS#

C316

ODT

DY

J1
J7

FBVDD

VDDL
VSSDL

DIS

K4N1G164QQ-HC20-GP

DIS

DIS

SCD1U10V2KX-5GP

FBA_CMD_27

53,59 FBA_CMD_27

J2
A2
E2
L1
R3
R7
R8

LDM
UDM

A1
E1
J9
M9
R1

SCD1U10V2KX-5GP

DIS SCD01U50V2KX-1GP
A3
E3
J3
N1
P9

CAS#

VDD
VDD
VDD
VDD
VDD

B7
A8
C355
1 FBA_VREF12

RAS#

FBADQSP0
FBADQSN0

F7
E8

WE#

53
53

K9

CS#

A9
C1
C3
C7
C9
E9
G1
G3
G7
G9

FBADQSP1
FBADQSN1

CKE

VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ

FBA_CMD_12

53,59 FBA_CMD_12
53
53

L7
F3
B3

FBADQM1
FBADQM0

DIS

C315

FBVDD
CK#
CK

1
2

1
2

53
53

DY

C358

SC1U6D3V2KX-GP

DIS

FBA_CMD_25

53,59 FBA_CMD_25

C314

DIS

SCD1U10V2KX-5GP

A7
B2
B8
D2
D8
E7
F2
F8
H2
H8

C319

DIS

DIS

C364

SCD1U10V2KX-5GP

VSS
VSS
VSS
VSS
VSS

C299

C376

C357

SCD1U10V2KX-5GP

NC#A2
NC#E2
BA2
NC#R3
NC#R7
NC#R8

K7

DIS

DIS

SCD1U10V2KX-5GP

VREF

K3

DIS

C330

C346

SCD1U10V2KX-5GP

FBA_CMD_27

53,59 FBA_CMD_27

J2
A2
E2
L1
R3
R7
R8

UDQS
UDQS#

VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ

FBA_CMD_9
FBA_CMD_15

53,59 FBA_CMD_9
53,59 FBA_CMD_15

DIS

ODT
LDQS
LDQS#

FBVDD

C343

DIS

SCD1U10V2KX-5GP

DIS SCD01U50V2KX-1GP

J1
J7

L8

DIS

C332

SC1U6D3V2KX-GP

B7
A8
C356
1 FBA_VREF12

VDDL
VSSDL

FBA_CMD_8

53,59 FBA_CMD_8

53

SC1U6D3V2KX-GP

FBADQSP2
FBADQSN2

F7
E8

LDM
UDM

K2

FBAD[0..31]

FBAD6
FBAD0
FBAD4
FBAD1
FBAD5
FBAD3
FBAD2
FBAD7
FBAD13
FBAD11
FBAD14
FBAD8
FBAD12
FBAD10
FBAD9
FBAD15

SCD047U16V2KX-1-GP

53
53

K9

CAS#

VDD
VDD
VDD
VDD
VDD

FBA_CMD_11

B9
B1
D9
D1
D3
D7
C2
C8
F9
F1
H9
H1
H3
H7
G2
G8

SCD047U16V2KX-1-GP

FBADQSP3
FBADQSN3

RAS#

A1
E1
J9
M9
R1

FBA_CLK0#
FBA_CLK0

53,59 FBA_CMD_11

SCD047U16V2KX-1-GP

FBA_CMD_12

53,59 FBA_CMD_12
53
53

L7
F3
B3

FBADQM3
FBADQM2

WE#

53
53

A12
A11
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

SC1U6D3V2KX-GP

K7

FBA_CMD_25

53,59 FBA_CMD_25
53
53

K3

CS#

A9
C1
C3
C7
C9
E9
G1
G3
G7
G9

SCD047U16V2KX-1-GP

FBA_CMD_9
FBA_CMD_15

CKE

VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ

BA0
BA1

SC1U6D3V2KX-GP

53,59 FBA_CMD_15

L8

FBA_CMD_14
R2
FBA_CMD_16
P7
FBA_CMD_17
M2
FBA_CMD_20
P3
FBA_CMD_19
P8
FBA_CMD_23
P2
FBA_CMD_21
N7
FBA_CMD_22
N3
FBA_CMD_24
N8
FBA_CMD_0
N2
FBA_CMD_2
M7
FBA_CMD_3
M3
FBA_CMD_1
M8
R206
1
DY 2 475R2F-L1-GP
K8
J8

53,59 FBA_CMD_14
53,59 FBA_CMD_16
53,59 FBA_CMD_17
53,59 FBA_CMD_20
53,59 FBA_CMD_19
53,59 FBA_CMD_23
53,59 FBA_CMD_21
53 FBA_CMD_22
53 FBA_CMD_24
53
FBA_CMD_0
53
FBA_CMD_2
53,59 FBA_CMD_3
53,59 FBA_CMD_1

FBVDD
CK#
CK

L2
L3

SC1U6D3V2KX-GP

53,59 FBA_CMD_9

FBA_CMD_8

FBA_CMD_10
FBA_CMD_18

53,59 FBA_CMD_10
53,59 FBA_CMD_18

SC1U6D3V2KX-GP

53,59 FBA_CMD_8

K2

FBRAM2

53

SC1U6D3V2KX-GP

53,59 FBA_CMD_11

FBA_CMD_11

FBAD[0..31]

FBAD23
FBAD21
FBAD17
FBAD16
FBAD18
FBAD20
FBAD19
FBAD22
FBAD27
FBAD25
FBAD30
FBAD26
FBAD24
FBAD29
FBAD28
FBAD31

SC1U6D3V2KX-GP

FBA_CLK0#
FBA_CLK0

B9
B1
D9
D1
D3
D7
C2
C8
F9
F1
H9
H1
H3
H7
G2
G8

SC1U6D3V2KX-GP

53
53

A12
A11
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

SC1U6D3V2KX-GP

FBA_CMD_14
R2
FBA_CMD_16
P7
FBA_CMD_17
M2
FBA_CMD_20
P3
FBA_CMD_19
P8
FBA_CMD_23
P2
FBA_CMD_21
N7
FBA_CMD_22
N3
FBA_CMD_24
N8
FBA_CMD_0
N2
FBA_CMD_2
M7
FBA_CMD_3
M3
FBA_CMD_1
M8
R208
1
DIS2 475R2F-L1-GP
K8
J8

53,59 FBA_CMD_14
53,59 FBA_CMD_16
53,59 FBA_CMD_17
53,59 FBA_CMD_20
53,59 FBA_CMD_19
53,59 FBA_CMD_23
53,59 FBA_CMD_21
53 FBA_CMD_22
53 FBA_CMD_24
53
FBA_CMD_0
53
FBA_CMD_2
53,59 FBA_CMD_3
53,59 FBA_CMD_1

BA0
BA1

SC1U6D3V2KX-GP

L2
L3

SC4D7U6D3V3KX-GP

C307

FBRAM1
FBA_CMD_10
FBA_CMD_18

53,59 FBA_CMD_10
53,59 FBA_CMD_18

FBVDD

DIS

modify by NV

FBVDD

R205
1K05R2F-GP
2

DIS

1
C331
SCD01U50V2KX-1GP

JV50

DIS

DIS

FBA_VREF12

R204
1K05R2F-GP

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

VRAM(1/2)
Size
A3
Date:
5

Document Number
Thursday, January 08, 2009

Rev

JV50

SB
Sheet
1

58

of

60

FBVDD

K4N1G164QQ-HC20-GP

DIS

DIS

1
2

1
2

2
1

1
2

1
2

2
1

1
2

1
2
1
2
1
2

A3
E3
J3
N1
P9

C351

DIS

DIS

C373

DY

DIS

C362

DIS

C337

DIS

C370

DIS

C325

C353

C326

DIS

DY

C304

FBVDD

1
2

1
2

K4N1G164QQ-HC20-GP

A7
B2
B8
D2
D8
E7
F2
F8
H2
H8

C297

DIS

SCD1U10V2KX-5GP

VSS
VSS
VSS
VSS
VSS

DIS

SCD1U10V2KX-5GP

NC#A2
NC#E2
BA2
NC#R3
NC#R7
NC#R8

C321

FBA_CMD_27

53,58 FBA_CMD_27

VREF

C328

SCD1U10V2KX-5GP

A3
E3
J3
N1
P9

J2
A2
E2
L1
R3
R7
R8

DIS

C761
1 FBA_VREF34

SCD01U50V2KX-1GP

SCD1U10V2KX-5GP

DIS

UDQS
UDQS#

DIS

B7
A8

C311

FBADQSP6
FBADQSN6

VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ

C342

53
53

ODT
LDQS
LDQS#

DY

F7
E8

DIS

J1
J7

SCD1U10V2KX-5GP

VSS
VSS
VSS
VSS
VSS

FBADQSP7
FBADQSN7

C341

DIS

FBVDD

A1
E1
J9
M9
R1

SCD1U10V2KX-5GP

NC#A2
NC#E2
BA2
NC#R3
NC#R7
NC#R8

53
53

VDDL
VSSDL

DIS

C368

SCD1U10V2KX-5GP

FBA_CMD_27

VREF

K9

LDM
UDM

C345

SCD1U10V2KX-5GP

53,58 FBA_CMD_27

J2
A2
E2
L1
R3
R7
R8

FBA_CMD_12

53,58 FBA_CMD_12

CAS#

VDD
VDD
VDD
VDD
VDD

SC1U6D3V2KX-GP

C354
1 FBA_VREF34

SCD01U50V2KX-1GP

F3
B3

FBADQM7
FBADQM6

RAS#

SC1U6D3V2KX-GP

DIS

UDQS
UDQS#

53
53

WE#

DIS

B7
A8

A7
B2
B8
D2
D8
E7
F2
F8
H2
H8

53,58 FBA_CMD_25

L7

FBADQSP4
FBADQSN4

VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ

C352

FBA_CMD_25

CS#

C371

53
53

LDQS
LDQS#

DIS

K7

F7
E8

ODT

C300

K3

A9
C1
C3
C7
C9
E9
G1
G3
G7
G9

DIS

DIS

FBADQSP5
FBADQSN5

DIS

J1
J7

FBA_CMD_9
FBA_CMD_15

CKE

VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ

C344

53
53

VDDL
VSSDL

53,58 FBA_CMD_9
53,58 FBA_CMD_15

DIS

C333

K9

LDM
UDM

FBVDD

A1
E1
J9
M9
R1

L8

C317

DIS

FBA_CMD_12

53,58 FBA_CMD_12

CAS#

VDD
VDD
VDD
VDD
VDD

K2

FBA_CMD_8

DIS

C310

SC1U6D3V2KX-GP

F3
B3

FBADQM5
FBADQM4

RAS#

FBA_CMD_11

C296

FBVDD
CK#
CK

53

SC1U6D3V2KX-GP

L7

WE#

53,58 FBA_CMD_8

FBAD[32..63]

FBAD49
FBAD55
FBAD53
FBAD48
FBAD51
FBAD52
FBAD54
FBAD50
FBAD59
FBAD62
FBAD58
FBAD61
FBAD63
FBAD57
FBAD56
FBAD60

SC1U6D3V2KX-GP

FBA_CMD_25

CS#

53,58 FBA_CMD_11

B9
B1
D9
D1
D3
D7
C2
C8
F9
F1
H9
H1
H3
H7
G2
G8

SC1U6D3V2KX-GP

K7

FBA_CLK1#
FBA_CLK1

A12
A11
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

SCD047U16V2KX-1-GP

K3

53
53

BA0
BA1

SCD047U16V2KX-1-GP

FBA_CMD_9
FBA_CMD_15

CKE

A9
C1
C3
C7
C9
E9
G1
G3
G7
G9

SCD047U16V2KX-1-GP

53
53

L8

VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ

SCD047U16V2KX-1-GP

53,58 FBA_CMD_25
C

K2

FBA_CMD_8

FBA_CMD_14
R2
FBA_CMD_16
P7
FBA_CMD_17
M2
FBA_CMD_20
P3
FBA_CMD_19
P8
FBA_CMD_23
P2
FBA_CMD_21
N7
FBA_CMD_6
N3
FBA_CMD_5
N8
FBA_CMD_4
N2
FBA_CMD_13
M7
FBA_CMD_3
M3
FBA_CMD_1
M8
R210
DY
2 475R2F-L1-GP
1
K8
J8

53,58 FBA_CMD_14
53,58 FBA_CMD_16
53,58 FBA_CMD_17
53,58 FBA_CMD_20
53,58 FBA_CMD_19
53,58 FBA_CMD_23
53,58 FBA_CMD_21
53
FBA_CMD_6
53
FBA_CMD_5
53
FBA_CMD_4
53 FBA_CMD_13
53,58 FBA_CMD_3
53,58 FBA_CMD_1

FBVDD
CK#
CK

L2
L3

SC1U6D3V2KX-GP

53,58 FBA_CMD_9
53,58 FBA_CMD_15

FBA_CMD_11

FBA_CMD_10
FBA_CMD_18

53,58 FBA_CMD_10
53,58 FBA_CMD_18

SC1U6D3V2KX-GP

53,58 FBA_CMD_8

FBRAM4

53

SC1U6D3V2KX-GP

53,58 FBA_CMD_11

FBAD[32..63]

FBAD37
FBAD33
FBAD38
FBAD32
FBAD35
FBAD36
FBAD34
FBAD39
FBAD46
FBAD41
FBAD47
FBAD40
FBAD45
FBAD44
FBAD42
FBAD43

SC1U6D3V2KX-GP

FBA_CLK1#
FBA_CLK1

B9
B1
D9
D1
D3
D7
C2
C8
F9
F1
H9
H1
H3
H7
G2
G8

SC1U6D3V2KX-GP

53
53

A12
A11
A10/AP
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0

DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

SC1U6D3V2KX-GP

FBA_CMD_14
R2
FBA_CMD_16
P7
FBA_CMD_17
M2
FBA_CMD_20
P3
FBA_CMD_19
P8
FBA_CMD_23
P2
FBA_CMD_21
N7
FBA_CMD_6
N3
FBA_CMD_5
N8
FBA_CMD_4
N2
FBA_CMD_13
M7
FBA_CMD_3
M3
FBA_CMD_1
M8
R209
DIS
2 475R2F-L1-GP
1
K8
J8

53,58 FBA_CMD_14
53,58 FBA_CMD_16
53,58 FBA_CMD_17
53,58 FBA_CMD_20
53,58 FBA_CMD_19
53,58 FBA_CMD_23
53,58 FBA_CMD_21
53
FBA_CMD_6
53
FBA_CMD_5
53
FBA_CMD_4
53 FBA_CMD_13
53,58 FBA_CMD_3
53,58 FBA_CMD_1

BA0
BA1

SC4D7U6D3V3KX-GP

L2
L3

FBRAM3
FBA_CMD_10
FBA_CMD_18

53,58 FBA_CMD_10
53,58 FBA_CMD_18

modify by NV
FBVDD
1

SB
All Component for NB9P-GE2

R449
1K05R2F-GP
2

DIS

1
C762
SCD01U50V2KX-1GP

JV50

DIS

DIS

FBA_VREF34

R207
1K05R2F-GP

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

VRAM(2/2)
Size
A3
Date:
5

Document Number
Thursday, January 08, 2009

Rev

JV50

SB
Sheet
1

59

of

60

SB
SC
-1
SB
12/02
Page3: change C452 C453 from 27P to 33P by vendor's request

Page20: swap HDMI signals for routing

Page33: add C872 33P for SIV

Page28: change U53 pin22 from AUD_HP1_EN to AMP_MUTE#_R

Page29: change SPKR_R1 SPKR_L1 from 20.F1396.002 to 20.F1214.002 by CE's request

Page48: change BAT1 from 20.81094.007 to 20.81156.007

Page18: change LCD1 from 20.F1296.040 to 20.F1230.040 by CE's request

Page22: change ODD1 from 62.10065.541 to 62.10065.751

Page24: change USBCN1 from 20.F1290.015 to 20.F1035.015 by CE's request


D

12/04
Page24: change U47 from 74.00545.A79 to 74.00547.A79

Page22: change R231 R247 from 0ohm resistor to 0ohm pad

Page38: change PSCN1 from 20.K0356.006 to 20.K0382.006 by CE's request


Page18: change AMIC1 from 20.F1396.002 to 20.F1214.002 by CE's request

12/05
Page25: change R39 R53 R21 R31 R22 R35 R28 from 0ohm resistor to 0ohm pad

Page3: add R554 and change U24 pin16 from 3D3V_S0 to 3D3V_VDD48_S0
Page3: change C457 C450 C416 C430 C418 from mount to DY and change C456 from DY to mount

Page46: change L23 from 68.R8210.10V to 68.1R01A.20B and change U43 from 84.04812.A37 to
84.04168.037 by power team's request

Page7: change R192 R195 from 0ohm resistor to 0ohm pad and add R555 RN82 RN83 RN84 RN85 for reflection
Page41: change R344 from 2K87 to 3K16 and change C586 from 0.47u to 0.1u by power team's
request

Page9: change C275 from UMA to DY and change C349 from mount to DY
Page10: change C243 C758 from mount to DY and change R167 R398 from DIS to DY

Page41: change U35 U39 from 84.01426.037 to 84.12003.A37 and change U6 U7 U36 U38 from
84.01712.037 to 84.57N03.A37 by power team's request

Page13: change R216 from 0ohm resistor to 0ohm pad


Page14: change C413 C252 C703 C392 C707 C734 from mount to DY

Page45: change R457 from 11K to 3K48 and change TC23 from 390u to 220u by power team's
request

Page17: change C426 C429 from mount to DY


Page18: change C7 C499 from mount to DY and change R1 from mount to DIS and change R3 from DY to UMA
Page20: add RN86 for DIS HDMI SMbus

12/08
Page26: change EC7 from DY to mount EMI's request

Page25: change R45 from 0ohm resistor to 0ohm pad

Page48: change EC28 EC30 EC31 EC32 from DY to mount EMI's request

Page27: change R523 from 0ohm resistor to 0ohm pad

Page31: change EC51 EC52 EC55 EC57 from 0.1u DY to 22p mount EMI's request

Page7: add R556 pull-low DY for A1 NB

Page5: change C79 C80 from DY to mount EMI's request

Page28: change AGND & GND and change R509 from 0ohm resistor to 0ohm pad

Page46: change C659 from DY to GFX EMI's request

Page28: change C795 C790 C792 from mount to DY and change R480 R479 from 0ohm to 6K2 and 8K2

Page50: change SPRING_GND16-SPRING_GND20 from DY to mount EMI's request

Page28: combine C801 C802 two 1u to C801 4.7u

Page50: add EC61-EC67 0.1u by EMI's request

Page28: delete C815 C814 C809 R500 R503 R513 R507 R502 R508 D31 U56 and change U55 to 84.2N702.E31

Page20: change R313 R314 from 10K 100K to 18K 47K by NV's request

Page28: change R474 from DY to mount and change R475 from mount to DY for 10dB

Page35: change U14 pin83 RN65 pin2 from SHBM to DBC_EN by annie's request

Page29: add L29 L30 L31 L32 L33 L34 for ESD

Page18: change LCD1 pin35 from NC to DBC_EN by annie's request

Page31: change R463 R464 R471 R467 R466 R460 R459 R494 R484 R493 R486 R485 R488 R489 R490 R492 R491
R487 from 0ohm resistor to 0ohm pad

Page20: add ER1-ER8 0ohm pad by EMI's request

Page10: change C636 from 1000p DY to 27p mount by RF's request


Page32: change C487 C477 from mount to DY and change R269 from 0ohm resistor to 0ohm pad
Page12: change C385 C386 from 10p to 7p by vendor's request

12/09
Page49: change R406 from 6K2 to 4K75 by power team's request

Page35: change C136 C169 from 15p to 7p by vendor's request

Page46: change TC16 from mount to GFX

Page33: change R15 R29 R34 from 0ohm resistor to 0ohm pad and change C542 from mount to DY

Page50: add TC19 TC24 100u

Page34: change C42 from mount to DY


B

Page36: change DB1 from mount to DY

Page46: change C656 C653 from 10u to 4.7u and change C653 from GFX to DY

Page38: add Q35 PWR_LED7 PWR_LED8 and change RN4 from 4P2R to 8P4R and change PWR_LED5 PWR_LED6 from
83.01221.I70 to 83.00193.A70 for LED type

Page42: change C856 C857 C851 C850 from 10u to 4.7u and change C857 C850 from mount to DY
Page41: change TC5 from DY to mount

Page39: change U66 pin1 from CPUCORE_ON to 1D5V_PWRGD and change D13 pin1 from S5_ENABLE to 3V/5V_EN

Page5: change C553 C538 C552 C539 C547 C536 C548 C537 from DY to mount

Page40: update power sequence logic

Page17: change C426 C428 C429 from 10u to 4.7u and change C429 from DY to mount

Page41: change G43-G50 from open gap to close gap and change R328 R352 R353 R317 R316 R319-R325 from
0ohm resistor to 0ohm pad

Page16: change C440-C442 C463-C465 from 10u to 4.7u and change C440 from DY to mount and
change C464 from DY to mount

Page42: change R532 R545 R552 from 0ohm resistor to 0ohm pad and change G118-G128 G130-G140 from
open gap to close gap

Page20: change HDMI from 62.10078.161 to 62.10078.171 by CE's request

Page43: change R246 R233 from 0ohm resistor to 0ohm pad and change G5-G16 G18-G33 from open gap to
close gap

Page24: change USBCN1 from 20.F1035.015 to 20.F1290.015 by CE's request

Page43: change R246 pin2 from CPUCORE_ON to 1D5V_PWRGD and add R500 pull-high 10K 3D3V_S5

12/10
Page46: add C873 33p GFX by RF's request

Page45: change G100-G109 from open gap to close gap


A

Page43: add C874 C875 33p by RF's request

Page46: change R157 R187 from 0ohm resistor to 0ohm pad and change G68-G73 G86 G87 G89 G90 G92 G93
G95 G96 G99 from open gap to close gap

Page20: swap U8 pin13 14 47 48


Page33: change R16 from DY to mount

Page46: delete TC19 and change TC20 from DY to GFX

Page47: change R292 from 0ohm resistor to 0ohm pad

Page49: change G55-G67 G74-G77 from open gap to close gap

JV50

Wistron Corporation

Page29: change RN75 from 47ohm to 75ohm


12/11
Page33: change MINI2 pin 51 from 5V_S5_MIN1 to 5V_S5_MIN2

Page28: change C804 C807 from 4.7u to 1u 25V X5R


Page45: delete TC24

12/15
Page52: change VRAM strap R350

Page19: delete R104 R129


5

Page41: change C528 C529 530 C588 C597 C604 from 10u to 4.7u and change C528 C588 from mount
to DY

Page35: change C615 C626 C638 R395 from mount to DY and change R394 from DY to mount for PCB version

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

HISTORY
Size
A2
Date:

Document Number

Rev

SB

JV50
Thursday, January 08, 2009
1

Sheet

60

of

60

SB
SC
-1
SB
12/22
Page49: change R427 from 30K 47K and R428 from 47K to 30K

SC
12/22
Page42: modify by power team's request
Page35: change R372 R395 from DY to mount and change R373 R394 from mount to DY
D

-1
01/06
Page17: change C400 from mount to DY and change C399 from DY to mount
Page30: change R267 from 39R to 0ohm pad
Page38: delete RN7 and add Q36 Q37
Page25: change U3 pin 38 52 from LAN_AVDD to TP and change U3 pin 68 from NC to TP
Page25: delete R58

and add RN87 and change U5 to 72.24C02.R01

Page3: change R255 from 22R to 33R and change RN42 from 0ohm to 33R
Page33: change R268 R275 R259 from 0ohm resistor to 0ohm pad
Page35: change R394 from DY to mount and change R395 from mount to DY
Page28: change R526 from 0ohm resistor to 0ohm pad
Page35: change R401 from 0ohm resistor to 0ohm pad
Page35: delete Q12 and add R502 R503
Page35: change RN23 pin 5 6 from 3D3V_AUX_S5 to 3D3V_S0
C

Page44: change U46 to APL5930 by power team's request


Page38: add 3G and BT option
Page28: change R479 from 8K2 to 10K and change R480 from 6K2 to 4K99 for audio speaker gain
Page28: merge CCD1 to LCD1
01/07
Page44: change R437 from 0ohm pad to 0ohm resistor
Page9: change TC18 from UMA to DY and change C276 from DY to mount
Page35: delete RN21 and add R507 10K DY
Page38: change RN4 to 330R and change RN8 to 100R and delete R10 and change RN3 to 8P4R 200R
Page47: change C515 to 78.15322.2FL by power team's request
Page3: mount 33p on EC23 EC24 EC25 EC39 EC48 for RF's request
Page3: add EC68 EC69 33p DY by RF's request
Page20: add R129 4K7 for diffierent vendor
B

01/08
Page42: change R541 from 200K to 100K and change R544 location
Page42: change R532 R545 from 0ohm pad to 0ohm resistor
01/09
Page38:
Page50:
Page50:
Page50:

change name from 3G/BT_LED1 to 3GBT_LED1


add SPRING_GND23 34.40U07.001, SPRING_GND24 34.40U07.001, SPRING_GND25 34.15J03.001
SPRING_GND17, SPRING_GND19 change from 34.41Y19.001 to 34.39S07.003
SPRING_GND18 change from 34.41Y19.001 to 34.4B312.002

JV50

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

HISTORY
5

Size
A2

Document Number

Date:

Friday, January 09, 2009

Rev

SB

JV50
Sheet
1

61

of

60

You might also like