Professional Documents
Culture Documents
8085 Micro Processor Programmes
8085 Micro Processor Programmes
t ie
ka
nu ru .t k
PROGRAM:
OBSERVATION: Input: Output: RESULT: Thus the program to add two 8-bit numbers was executed. 80 (4150) 80 (4251) 00 (4152) 01 (4153)
sv
MVI LDA MOV LDA ADD JNC INR LOOP: STA MOV STA HLT
t ie
C, 00 Initialize C register to 00 4150 Load the value to Accumulator. B, A Move the content of Accumulator to B register. 4151 Load the value to Accumulator. B Add the value of register B to A LOOP Jump on no carry. C Increment value of register C 4152 Store the value of Accumulator (SUM). A, C Move content of register C to Acc. 4153 Store the value of Accumulator (CARRY) Halt the program.
ka
nu
ru
.t
ALGORITHM: 1. 2. 3. 4. 5. 6. 7. 8. 9.
PROGRAM: MVI LDA MOV LDA SUB JNC CMA INR INR LOOP: STA MOV STA HLT C, 00 4150 B, A 4151 B LOOP A C 4152 A, C 4153
sv
Start the program by loading the first data into Accumulator. Move the data to a register (B register). Get the second data and load into Accumulator. Subtract the two register contents. Check for carry. If carry is present take 2s complement of Accumulator. Store the value of borrow in memory location. Store the difference value (present in Accumulator) to a memory location and terminate the program.
t ie
ka
Initialize C to 00 Load the value to Acc. Move the content of Acc to B register. Load the value to Acc. Jump on no carry. Complement Accumulator contents. Increment value in Accumulator. Increment value in register C Store the value of A-reg to memory address. Move contents of register C to Accumulator. Store the value of Accumulator memory address. Terminate the program.
nu ru .t k
RESULT:
sv
t ie ka nu ru .t k
PROGRAM: MVI MVI LXI MOV INX MOV ADD JNC INR DCR JNZ STA MOV STA HLT D, 00 A, 00 H, 4150 B, M H C, M B NEXT D C LOOP 4152 A, D 4153
LOOP: NEXT:
sv
Start the program by loading HL register pair with address of memory location. Move the data to a register (B register). Get the second data and load into Accumulator. Add the two register contents. Check for carry. Increment the value of carry. Check whether repeated addition is over and store the value of product and carry in memory location. 8) Terminate the program.
t ie
ka
nu
Initialize register D to 00 Initialize Accumulator content to 00 Get the first number in B - reg Get the second number in C- reg. Add content of A - reg to register B. Jump on no carry to NEXT. Increment content of register D Decrement content of register C. Jump on no zero to address Store the result in Memory Store the MSB of result in Memory Terminate the program.
ru
.t
RESULT:
sv
t ie
ka nu ru .t k
ALGORITHM: 1) 2) 3) 4) 5) 6) 7)
PROGRAM: LXI MOV MVI INX MOV CMP JC SUB INR JMP STA MOV STA HLT
NEXT:
LOOP:
sv
Start the program by loading HL register pair with address of memory location. Move the data to a register(B register). Get the second data and load into Accumulator. Compare the two numbers to check for carry. Subtract the two numbers. Increment the value of carry . Check whether repeated subtraction is over and store the value of product and carry in memory location. 8) Terminate the program.
t ie
ka
H, 4150 B, M C, 00 H A, M B LOOP B C NEXT 4152 A, C 4153
nu ru
Get the dividend in B reg. Clear C reg for qoutient Get the divisor in A reg. Compare A - reg with register B. Jump on carry to LOOP Subtract A reg from B- reg. Increment content of register C. Jump to NEXT Store the remainder in Memory Store the quotient in memory Terminate the program.
.t
OBSERVATION: Input: FF (4150) FF (4251) 01 (4152) ---- Remainder FE (4153) ---- Quotient
Output:
RESULT:
sv
t ie
ka nu ru .t k
PROGRAM: LXI MOV INX MOV DCR INX CMP JNC MOV DCR JNZ STA HLT H,4200 B,M H A,M B H M AHEAD A,M B LOOP 4300
LOOP:
AHEAD:
sv
1) Load the address of the first element of the array in HL pair 2) Move the count to B reg. 3) Increment the pointer 4) Get the first data in A reg. 5) Decrement the count. 6) Increment the pointer 7) Compare the content of memory addressed by HL pair with that of A - reg. 8) If Carry = 0, go to step 10 or if Carry = 1 go to step 9 9) Move the content of memory addressed by HL to A reg. 10) Decrement the count 11) Check for Zero of the count. If ZF = 0, go to step 6, or if ZF = 1 go to next step. 12) Store the largest data in memory. 13) Terminate the program.
t ie
ka
nu
ru
Set pointer for array Load the Count Set 1st element as largest data Decrement the count If A- reg > M go to AHEAD Set the new value as largest Repeat comparisons till count = 0 Store the largest value at 4300
.t
OBSERVATION: Input: 05 (4200) ----- Array Size 0A (4201) F1 (4202) 1F (4203) 26 (4204) FE (4205) FE (4300)
RESULT:
sv
Output:
Thus the program to find the largest number in an array of data was executed
t ie
ka nu ru .t k
ALGORITHM:
PROGRAM: LXI MOV INX MOV DCR INX CMP JC MOV DCR JNZ STA HLT H,4200 B,M H A,M B H M AHEAD A,M B LOOP 4300
LOOP:
AHEAD:
sv
1) Load the address of the first element of the array in HL pair 2) Move the count to B reg. 3) Increment the pointer 4) Get the first data in A reg. 5) Decrement the count. 6) Increment the pointer 7) Compare the content of memory addressed by HL pair with that of A - reg. 8) If carry = 1, go to step 10 or if Carry = 0 go to step 9 9) Move the content of memory addressed by HL to A reg. 10) Decrement the count 11) Check for Zero of the count. If ZF = 0, go to step 6, or if ZF = 1 go to next step. 12) Store the smallest data in memory. 13) Terminate the program.
t ie
ka
nu
ru
Set pointer for array Load the Count Set 1st element as largest data Decrement the count If A- reg < M go to AHEAD Set the new value as smallest Repeat comparisons till count = 0 Store the largest value at 4300
.t
OBSERVATION: Input: 05 (4200) ----- Array Size 0A (4201) F1 (4202) 1F (4203) 26 (4204) FE (4205) 0A (4300)
RESULT:
sv
Output:
Thus the program to find the smallest number in an array of data was executed
t ie
ka nu ru .t k
PROGRAM: LXI MOV DCR MOV LXI MOV INX CMP JC MOV MOV DCX MOV INX DCR JNZ DCR JNZ HLT
sv
1. 2. 3. 4. 5. 6. 7. 8. 9. 10. LOOP: SKIP:
Initialize HL pair as memory pointer Get the count at 4200 into C register Copy it in D register (for bubble sort (N-1) times required) Get the first value in A register Compare it with the value at next location. If they are out of order, exchange the contents of A register and Memory Decrement D register content by 1 Repeat steps 5 and 7 till the value in D- register become zero Decrement C register content by 1 Repeat steps 3 to 9 till the value in C register becomes zero
REPEAT:
t ie
ka
nu
H,4200 C,M C D,C H,4201 A,M H M SKIP B,M M,A H M,B H D LOOP C REPEAT
ru .t k
OBSERVATION: Input: 4200 4201 4202 4203 4204 4205 4200 4201 4202 4203 4204 4205 05 (Array Size) 05 04 03 02 01 05(Array Size) 01 02 03 04 05
RESULT:
sv
Output:
t ie
ka nu ru .t k
PROGRAM: LXI MOV DCR MOV LXI MOV INX CMP JNC MOV MOV DCX MOV INX DCR JNZ DCR JNZ HLT
sv
1. 2. 3. 4. 5. 6. 7. 8. 9. 10. LOOP: SKIP:
Initialize HL pair as memory pointer Get the count at 4200 into C register Copy it in D register (for bubble sort (N-1) times required) Get the first value in A register Compare it with the value at next location. If they are out of order, exchange the contents of A register and Memory Decrement D register content by 1 Repeat steps 5 and 7 till the value in D- register become zero Decrement C register content by 1 Repeat steps 3 to 9 till the value in C register becomes zero
REPEAT:
t ie
ka
nu
H,4200 C,M C D,C H,4201 A,M H M SKIP B,M M,A H M,B H D LOOP C REPEAT
ru .t k
OBSERVATION: Input: 4200 4201 4202 4203 4204 4205 4200 4201 4202 4203 4204 4205 05 (Array Size) 01 02 03 04 05 05(Array Size) 05 04 03 02 01
RESULT:
sv
Output:
t ie
ka nu ru .t k
PROGRAM:
sv
Initialize memory pointer to 4150 H Get the Most Significant Digit (MSD) Multiply the MSD by ten using repeated addition Add the Least Significant Digit (LSD) to the result obtained in previous step Store the HEX data in Memory
Thus the program to convert BCD data to HEX data was executed.
t ie
LXI MOV ADD MOV ADD ADD ADD INX ADD INX MOV HLT
ka
H,4150 A,M A B,A A A B H M H M,A
Initialize memory pointer MSD X 2 Store MSD X 2 MSD X 4 MSD X 8 MSD X 10 Point to LSD Add to form HEX Store the result
nu
ru
.t k
PROGRAM:
LOOP2:
LOOP1:
OBSERVATION: Input: Output: RESULT: Thus the program to convert HEX data to BCD data was executed. 4150 : FF 4151 : 55 (LSB) 4152 : 02 (MSB)
sv
Initialize memory pointer to 4150 H Get the Hexa decimal number in C - register Perform repeated addition for C number of times Adjust for BCD in each step Store the BCD data in Memory
t ie
LXI MVI XRA MOV ADI DAA JNC INR DCR JNZ STA MOV STA HLT
ka
H,4150 D,00 A C,M 01 LOOP1 D C LOOP2 4151 A,D 4152
Initialize memory pointer Clear D- reg for Most significant Byte Clear Accumulator Get HEX data Count the number one by one Adjust for BCD count
nu
ru
Store the Least Significant Byte Store the Most Significant Byte
.t
PROGRAM:
sv
SUB1: SKIP:
t ie
LDA MOV ANI CALL STA MOV ANI RLC RLC RLC RLC CALL STA HLT CPI JC ADI ADI RET
ka
nu
0A SKIP 07 30
Mask Upper Nibble Get ASCII code for upper nibble Mask Lower Nibble
ru
.t k
OBSERVATION: Input: Output: 4200 4201 4202 E4(Hexa data) 34(ASCII Code for 4) 45(ASCII Code for E)
RESULT:
sv
Thus the given Hexa decimal number was converted into its equivalent ASCII Code.
t ie ka nu ru .t k
PROGRAM:
sv
SKIP:
Load the given data in A- register Subtract 30 H from A register Compare the content of A register with 0A H If A < 0A H, jump to step6. Else proceed to next step. Subtract 07 H from A register Store the result Terminate the program
Thus the given ASCII character was converted into its equivalent Hexa Value.
t ie
LDA SUI CPI JC SUI STA HLT
ka
4500 30 0A SKIP 07 4501
nu ru .t k
PROGRAM:
AFTER:
LOOKUP TABLE: 4125 4126 4127 4128 4129 4130 4131 4132 4133 01 04 09 16 25 36 49 64 81
sv
t ie
LXI LDA CPI JC MVI STA HLT MOV MVI DAD MOV STA HLT C,A B,00 B A,M 4151
ka
Initialsie Look up table address Get the data Check input > 9 if yes error Error Indication
nu
ru .t k
Input :
RESULT:
Thus the program to find the square of the number from 0 to 9 using a Look up table was executed.
sv
Output:
t ie
ka nu ru .t k
sv
INTERFACING WITH 8085
t ie ka nu ru .t k
The 8251 is used as a peripheral device for serial communication and is programmed by the CPU to operate using virtually any serial data transmission technique. The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The CPU can read the status of USART ant any time. These include data transmission errors and control signals. Prior to starting data transmission or reception, the 8251 must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251 and must immediately follow a RESET operation. Control words should be written into the control register of 8251. These control words are split into two formats: 1. MODE INSTRUCTION WORD 2. COMMAND INSTRUCTION WORD
This format defines the Baud rate, Character length, Parity and Stop bits required to work with asynchronous data communication. By selecting the appropriate baud factor sync mode, the 8251 can be operated in Synchronous mode. Initializing 8251 using the mode instruction to the following conditions 8 Bit data No Parity Baud rate Factor (16X) 1 Stop Bit gives a mode command word of 01001110 = 4E (HEX)
sv
t ie
ka
nu
ru
.t
S2
S1
EP
PEN
L2
L1
B2
B1 BAUD RATE FACTOR 1 0 0 1 (1X) (16X) CHARACTR LENGTH 0 1 0 0 0 1 6 7 BITS BITS PARITY ENABLE 1= ENABLE 0 = DISABLE EVEN PARITY GEN/CHECK 0 =ODD 1 = EVEN NUMBER OF STOP BITS 0 1 0 0 0 1 1.5 1 BIT BIT
sv t ie ka
0 0 SYNC MODE
1 1 (64X)
1 1 8 BITS
5 BITS
nu
INVALID
ru
1 1 2 BIT
.t
S2
S1
EP
PEN
L2
L1
B2
B1
CHARACTER LENGTH 0 1 0 1 0 0 1 1 5 BITS 6 BITS 7 BITS 8 BITS PARITY ENABLE 1= ENABLE 0 = DISABLE EVEN PARITY GEN/CHECK 0 =ODD 1 = EVEN EXTERNAL SYNC DETECTS 1 = SYSDET IS AN INPUT 0 = SYSDET IS AN IOUTPUT SINGLE CHARACTER SYNC 1 = SINGLE SYNC CHARACTER 0 = DOUBLE SYNC CHARACTER
This format defines a status word that is used to control the actual operation of 8251. All control words written into 8251 after the mode instruction will load the command instruction. The command instructions can be written into 8251 at any time in the data block during the operation of the 8251. to return to the mode instruction format, the master reset bit in the command instruction word can be set to initiate an internal reset operation which automatically places the 8251 back into the mode instruction format. Command instructions must follow the mode instructions or sync characters. Thus the control word 37 (HEX) enables the transmit enable and receive enable bits, forces DTR output to zero, resets the error flags, and forces RTS output to zero.
sv t ie ka nu
ru
.t
EH
IR
RTS
ER
SBRK
RXE
DTR
TXEN TRANSMIT ENABLE 1=Enable 0 = Disable DATA TERMINAL READY HIGH will force DTR Output to Zero RECEIVE ENABLE 1=Enable 0 = Disable SEND BREAK CHARACTER 1 = Forces TXD LOW 0 = Normal Operation ERROR RESET 1=Reset Error Flags PE,OE,FE REQUEST TO SEND HIGH will force RTS Output to Zero
sv t ie ka nu ru
.t
ENTER HUNT MODE 1= Enable a Search for Sync Characters( Has No Effect in Async mode)
ALGORITHM: 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. Initialise timer (8253) IC Move the mode command word (4E H) to A -reg Output it to port address C2 Move the command instruction word (37 H) to A -reg Output it to port address C2 Move the the data to be transferred to A -reg Output it to port address C0 Reset the system Get the data through input port address C0 Store the value in memory Reset the system
PROGRAM:
OBSERVATION: Output: RESULT: Thus the 8251 was initiated and the transmission and reception of character was done successfully. 4500 41
sv
t ie
MVI OUT MVI OUT MVI OUT LXI MVI OUT MVI OUT MVI OUT RST ORG IN STA RST
A,36H CEH A,0AH C8H A,00 C8H H,4200 A,4E C2 A,37 C2 A,41 C0 1 4200 C0 4500 1
ka
nu ru .t k
OBSERVATION:
RESULT: Thus the ADC was initiated and the digital data was stored at desired location
sv
LOOP:
MVI OUT MVI OUT MVI OUT XRA XRA XRA MVI OUT IN ANI CPI JNZ IN STA HLT
Compare the data displayed at the LEDs with that stored at location 4150
t ie
ka
nu ru .t k
THEORY:
DAC 0800 is an 8 bit DAC and the output voltage variation is between 5V and + 5V.The output voltage varies in steps of 10/256 = 0.04 (appx.). The digital data input and the corresponding output voltages are presented in the Table1. Input Data in HEX 00 01 02 7F FD FE FF
Referring to Table1, with 00 H as input to DAC, the analog output is 5V. Similarly, with FF H as input, the output is +5V. Outputting digital data 00 and FF at regular intervals, to DAC, results in different wave forms namely square, triangular, etc,. The port address of DAC is 08 H.
sv
t ie ka nu
Output Voltage - 5.00 - 4.96 - 4.92 0.00 4.92 4.96 5.00
ru
.t k
ALGORITHM: (a) Square Wave Generation 1. 2. 3. 4. 5. Load the initial value (00) to Accumulator and move it to DAC Call the delay program Load the final value(FF) to accumulator and move it to DAC Call the delay program. Repeat Steps 2 to 5
(b) Saw tooth Wave Generation 1. 2. 3. 4. Load the initial value (00) to Accumulator Move the accumulator content to DAC Increment the accumulator content by 1. Repeat Steps 3 and 4.
sv
Load the initial value (00) to Accumulator Move the accumulator content to DAC Increment the accumulator content by 1. If accumulator content is zero proceed to next step. Else go to step 3. Load value (FF) to Accumulator Move the accumulator content to DAC Decrement the accumulator content by 1. If accumulator content is zero go to step2. Else go to step 7.
t ie
ka
nu ru .t k
PROGRAM:
START:
MVI OUT CALL MVI OUT CALL JMP MVI MVI DCR JNZ DCR JNZ RET
A,00 Port address of DAC DELAY A,FF Port address of DAC DELAY START B,05 C,FF C L2 B L1
sv
DELAY: L1: L2: START: L1:
t ie
MVI OUT INR JNZ JMP
ka
nu
A,00 Port address of DAC A L1 START
ru .t k
(c) Triangular Wave Generation START: L1: MVI MOV OUT INR JNZ MVI MOV OUT DCR JNZ JMP L,00 A,L Port address of DAC L L1 L,FF A,L Port address of DAC L L2 START
RESULT:
Thus the square, triangular and saw tooth wave form were generated by interfacing DAC with 8085 trainer kit.
sv
L2:
t ie
ka
nu
ru .t k
MODE 0-Interrupt On Terminal Count:The output will be initially low after mode set operation. After loading the counter, the output will remain low while counting and on terminal count, the output will become high until reloaded again. Let us see the channel in mode0. Connect the CLK 0 to the debounce circuit and execute the following program.
PROGRAM: MVI A, 30H OUT CEH MVI A, 05H OUT C8H MVI A, 00H OUT C8H HLT
It is observed in CRO that the output of channel 0 is initially low. After giving x clock pulses, we may notice that the output goes high. MODE 1-Programmable One Shot:After loading the count, the output will remain low following the rising edge of the gate input. The output will go high on the terminal count. It is retriggerable; hence the output will remain low for the full count after any rising edge of the gate input.
sv
1) 2) 3) 4) 5)
8085 Microprocessor toolkit. 8253 Interface board. VXT parallel bus. Regulated D.C power supply. CRO.
t ie
ka
nu
;MSB of count.
ru
.t k
The following program initializes channel 0 of 8253 in Mode 1 and also initializes triggering of gate. OUT 0 goes low as clock pulses and after triggering It goes back to high level after five clock pulses. Execute the program and give clock pulses through the debounce logic and verify using CRO. PROGRAM: MVI A, 32H OUT CEH MVI A, 05H OUT C8H MVI A, 00H OUT C8H OUT DOH HLT ;Channel 0 in mode 1. ; ;LSB of count. ;MSB of count. ;Trigger Gate 0.
It is a simple divide by N counter. The output will be low for one period of the input clock. The period from one output pulse to next equals the number of input count in the count register. If the count register is reloaded between output pulses, the present period will not be affected, but the subsequent period will reflect a new value.
It is similar to mode 2 except that the output will remain high until one half of the count and goes low for the other half provided the count is an even number. If the count is odd the output will be high for (count +1)/2 counts. This mode is used for generating baud rate of 8251.
PROGRAM: MVI A, 36H OUT CEH MVI A, 0AH OUT C8H MVI A, 00H OUT C8H HLT
We utilize mode 3 to generate a square wave of frequency 150 kHz at Channel 0.Set the jumper so that the clock of 8253 is given a square wave of Frequency 1.5 MHz. This program divides the program clock by 10 and thus the Output at channel 0 is 150 KHz.
sv
t ie
ka
nu
ru
.t
MODE 4-Software Triggered Strobe: The output is high after the mode is set and also during counting. On Terminal count, the output will go low for one clock period and becomes high again. This mode can be used for interrupt generation.
MODE 5-Hardware Triggered Strobe: Counter starts counting after rising edge of trigger input and the output goes low for one clock period. When the terminal count is reached, the counter is retrigerrable. On terminal count, the output will go low for one clock period and becomes high again. This mode can be used for interrupt generation.
RESULT:
Thus the 8253 PIT was interfaced to 8085 and the operations for mode 0, Mode 1 and mode 3 was verified.
sv
t ie
ka nu ru .t k
PROGRAM: START:
sv
1) 2) 3) 4) LOOP: DELAY: LOOP2: LOOP1:
t ie
LXI MVI MVI OUT MVI OUT MVI OUT MOV OUT CALL INX DCR JNZ JMP MVI MVI DCR JNZ DCR JNZ RET
8085 Microprocessor toolkit. 8279 Interface board. VXT parallel bus. Regulated D.C power supply.
ka
H,4130H D,0FH ;Initialize counter. A,10H C2H ;Set Mode and Display. A,CCH ;Clear display. C2H A,90H ;Write Display C2H A,M C0H DELAY H D LOOP START B, A0H C, FFH C LOOP1 B LOOP2
nu
ru
.t
Pointer equal to 4130 .FF repeated eight times. 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 413A 413B 413C 413D 413E 413F - FF FF FF FF FF FF FF FF 98 68 -7C -C8 -1C -29 -FF -FF
RESULT:
Thus 8279 controller was interfaced with 8085 and program for rolling display was executed successfully.
sv
t ie ka nu ru .t k
sv t ie
8051 MICROCONTROLLER PROGRAMS
ka
nu
ru .t k
AIM: To perform addition of two 8 bit numbers using 8051 instruction set. ALGORITHM: 1. 2. 3. 4.
PROGRAM:
RESULT: Thus the program to perform addition of two 8 bit numbers using 8051 instruction set was executed.
sv
HERE:
Clear C register for Carry Get the data immediately . Add the two data Store the result in memory pointed by DPTR
t ie
ORG CLR MOV ADD MOV MOVX SJMP
ka
nu
ru .t k
AIM: To perform Subtraction of two 8 bit numbers using 8051 instruction set. ALGORITHM: 1. 2. 3. 4.
PROGRAM:
RESULT: Thus the program to perform subtraction of two 8 bit numbers using 8051 instruction set was executed.
sv
HERE:
Clear C register for Carry Get the data immediately . Subtract the two data Store the result in memory pointed by DPTR
t ie
ORG CLR MOV SUBB MOV MOVX SJMP
ka
nu
ru .t k
AIM: To perform multiplication of two 8 bit numbers using 8051 instruction set.
ALGORITHM: 1. 2. 3. 4. 5. 6.
PROGRAM: ORG CLR MOV MOV MUL MOV MOVX INC MOV MOVX SJMP
sv
Get the data in A reg. Get the value to be multiplied in B reg. Multiply the two data The higher order of the result is in B reg. The lower order of the result is in A reg. Store the results. HERE:
t ie
ka
nu
4100 C A,#data1 B,#data2 AB DPTR,#4500 @DPTR,A DPTR A,B @DPTR,A HERE
ru .t k
RESULT:
Thus the program to perform multiplication of two 8 bit numbers using 8051 instruction set was executed.
sv t ie ka nu ru .t k
AIM: To perform division of two 8 bit numbers using 8051 instruction set.
ALGORITHM:
1. 2. 3. 4. 5. 6.
PROGRAM: ORG CLR MOV MOV DIV MOV MOVX INC MOV MOVX SJMP
sv
HERE:
Get the data in A reg. Get the value to be divided in B reg. Divide the two data The quotient is in A reg. The remainder is in B reg. Store the results.
t ie
ka
nu
4100 C A,#data1 B,#data2 AB DPTR,#4500 @DPTR,A DPTR A,B @DPTR,A HERE
ru .t k
RESULT:
Thus the program to perform multiplication of two 8 bit numbers using 8051 instruction set was executed.
sv t ie ka nu ru .t k
RAM ADDRESSING
AIM: To exhibit the RAM direct addressing and bit addressing schemes of 8051 microcontroller.
ALGORITHM: 1. 2. 3. 4. 5.
Direct Addressing: MOV MOV ADD MOV MOVX SJMP 30,#data1 A,#data2 A,30 DPTR,#4500 @DPTR,A HERE
sv
HERE: HERE:
For Bit addressing, Select Bank 1 of RAM by setting 3rd bit of PSW Using Register 0 of Bank 1 and accumulator perform addition For direct addressing provide the address directly (30 in this case) Use the address and Accumulator to perform addition Verify the results
t ie
SETB MOV MOV ADD MOV MOVX SJMP
ka nu
PSW.3 R0,#data1 A,#data2 A,R0 DPTR,#4500 @DPTR,A HERE
ru .t k
Direct addressing:
Input: Output:
RESULT:
Thus the program to exhibit the different RAM addressing schemes of 8051 was executed.
sv
54 25
t ie
79 (4500)
ka nu ru .t k
THEORY:
A motor in which the rotor is able to assume only discrete stationary angular position is a stepper motor. The rotor motion occurs in a stepwise manner from one equilibrium position to next. The motor under our consideration uses 2 phase scheme of operation. In this scheme, any two adjacent stator windings are energized. The switching condition for the above said scheme is shown in Table.
In order to vary the speed of the motor, the values stored in the registers R1, R2, R3 can be changed appropriately.
sv
A1 1 0 0 1
t ie
Clockwise B1 A2 0 0 1 0 1 0 0 1
ka
B2 1 0 1 0
nu
A1 1 0 0 1
ru
Anti - Clockwise B1 A2 0 1 1 0 1 0 0 0
.t
B2 0 1 0 1
ALGORITHM: 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. Store the look up table address in DPTR Move the count value (04) to one of the register (R0) Load the control word for motor rotation in accumulator Push the address in DPTR into stack Load FFC0 in to DPTR. Call the delay program Send the control word for motor rotation to the external device. Pop up the values in stack and increment it. Decrement the count in R0. If zero go to next step else proceed to step 3. Perform steps 1 to 9 repeatedly.
PROGRAM:
sv
START: AGAIN: DLY1: DLY:
t ie
ORG MOV MOV MOVX PUSH PUSH MOV MOV MOV MOV DJNZ DJNZ DJNZ MOVX POP POP INC DJNZ SJMP
ka nu
4100 DPTR,#4500H R0,#04 A,@DPTR DPH PDL DPTR,#FFC0H R2, 04H R1,#FFH R3, #FFH R3,DLY R1,DLY1 R2,DLY1 @DPTR,A DPL DPH DPTR R0,AGAIN START
ru .t k
RESULT:
sv
Thus the speed and direction of motor were controlled using 8051 trainer kit.
t ie ka nu ru .t k
sv
t ie
Input Data in HEX 00 01 02 7F FD FE FF
THEORY:
DAC 0800 is an 8 bit DAC and the output voltage variation is between 5V and + 5V.The output voltage varies in steps of 10/256 = 0.04 (appx.). The digital data input and the corresponding output voltages are presented in the Table below .
Referring to Table1, with 00 H as input to DAC, the analog output is 5V. Similarly, with FF H as input, the output is +5V. Outputting digital data 00 and FF at regular intervals, to DAC, results in different wave forms namely square, triangular, etc,.
ka
nu
ru
.t k
ALGORITHM:
(a) 1. 2. 3. 4. 5. 6.
Square Wave Generation Move the port address of DAC to DPTR Load the initial value (00) to Accumulator and move it to DAC Call the delay program Load the final value(FF) to accumulator and move it to DAC Call the delay program. Repeat Steps 2 to 5
sv
t ie
(b) 1. 2. 3. 4. 5.
Saw tooth Wave Generation Move the port address of DAC to DPTR Load the initial value (00) to Accumulator Move the accumulator content to DAC Increment the accumulator content by 1. Repeat Steps 3 and 4.
ka
nu
(c) 1. 2. 3. 4. 5. 6. 7. 8. 9.
Move the port address of DAC to DPTR Load the initial value (00) to Accumulator Move the accumulator content to DAC Increment the accumulator content by 1. If accumulator content is zero proceed to next step. Else go to step 3. Load value (FF) to Accumulator Move the accumulator content to DAC Decrement the accumulator content by 1. If accumulator content is zero go to step2. Else go to step 7.
ru
.t
START:
ORG MOV MOV MOVX LCALL MOV MOVX LCALL LJUMP MOV MOV DJNZ DJNZ RET SJMP
4100 DPTR,PORT ADDRESS OF DAC A,#00 @DPTR,A DELAY A,#FF @DPTR,A DELAY START R1,#05 R2,#FF R2,HERE R1,LOOP START
sv
DELAY: LOOP: HERE: LOOP:
t ie
ORG MOV MOV MOVX INC SJMP
ka
nu
4100 DPTR,PORT ADDRESS OF DAC A,#00 @DPTR,A A LOOP
ru .t k
(c) Triangular Wave Generation ORG MOV MOV MOVX INC JNZ MOV MOVX DEC JNZ LJMP 4100 DPTR,PORT ADDRESS OF DAC A,#00 @DPTR,A A LOOP1 A,#FF @DPTR,A A LOOP2 START
START: LOOP1:
RESULT:
Thus the square, triangular and saw tooth wave form were generated by interfacing DAC with 8051 trainer kit.
sv
LOOP2:
t ie
ka
nu ru .t k
PROCEDURE: 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19.
sv
Click Keil Vision2 icon in the desktop From Project Menu open New project Select the target device as ATMEL 89C51 From File Menu open New File Type the program in Text Editor Save the file with extension .asm In project window click the tree showing TARGET A source group will open. Right Click the Source group and click Add files to Source group A new window will open. Select our file with extension .asm Click Add. Go to project window and right click Source group again Click Build Target (F7). Errors if any will be displayed. From Debug menu, select START/STOP Debug option. In project window the status of all the registers will be displayed. Click Go from Debug Menu. The results stored in registers will be displayed in Project window. Stop the Debug process before closing the application.
t ie
ka
nu
ru
.t
RESULT:
sv
Thus the arithmetic operation for 8051 was done using Keil Software.
t ie ka nu ru .t k
AIM: To Design a microcontroller based system for simple applications like security systems combination lock etc.
PROCEDURE:
PROGRAM: MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV
sv
1. Read number of bytes in the password 2. Initialize the password 4. Blank the display 3. Initialize the Keyboard Display IC (8279) to get key and Display 5. Read the key from user
7. If it is not equal, Display E to indicate Error. 8. Repeat the steps 6 and 7 to read next key
t ie
ka
nu
ru
51H,# 52H,# 53H,# 54H,# R1,#51 R0,#50 R3,#04 R2,#08 DPTR,#FFC2 A,#00
.t k
XX:
MOVX MOV MOVX MOV MOVX MOV MOV MOVX DJNZ MOV MOVX ANL JZ MOV MOVX MOV MOVX MOV MOV CJNE INC DJNZ MOV MOV MOVX SJMP
@DPTR,A A,#CC @DPTR,A A,#90 @DPTR,A A,#FF DPTR,#FFCO @DPTR,A R2,LOOP DPTR,#FFC2 A,@DPTR A,#07 WAIT A,#40 @DPTR,A DPTR,#FFCO A,@DPTR @R0,A A,@R1 A,50H,NEQ R1 R3,AGAIN DPTR,#FFCO A,#OC @DPTR,A XX
RESULT: Thus the program for security lock system was executed
sv t ie
NEQ: YY:
ka
nu
ru
.t