Professional Documents
Culture Documents
SMDP Source Details
SMDP Source Details
SMDP Source Details
Sharma Co-Coordinator:- Prof. (Dr) A.K.Gupta 2. Resources Available in SMDP Lab: EDA Tools :Sr. No. Tool Name Licenses
Sr. No. Manpower 1. Assistant Professor 2. Lab Engineer 3. Year wise Grant in Aid by Funding Agency :S.No. 1. 2. 3. 4. 5. 6. 7. Total Sanction Letter No./dated 21(16)/2005-VCND dated 08.11.2005 21(16)/2005-VCND dated 13.02.2008 21(16)/2005-VCND dated 13.10.2008 21(16)/2005-VCND dated 01.10.2009 21(16)/2005-VCND dated 03.01.2011 21(16)/2005-VCND dated 27.10.2011 21(16)/2005-VCND dated 10.10.2012 Sanction Amount (Rs.) 13,40,000 2,14,370 8,35,000 8,80,000 10,61,660 6,71,600 6,00,00
4. Library is developed under the SMDP Project that includes the different volumes on Analog IC Design, Digital IC Design, VLSI Design, FPGA Based Design, RF IC Design and Embedded Design (details of the books are given in CD). 5. Man power generated under SMDP Project -II is Type 2011-12 Qualified I II 1 20 (VLSI) 2012-13 Enrolled 3 25(VLSI) + 21(Embedded) = 46 -NA-
III IV
-NA-
Type-I: - Ph.D in various aspects of VLSI Design & CAD Type-II: - M.S./M.Tech in Microelectronics &VLSI Design. Type-III:- M.S./M.Tech in other areas of Electronics / Communication / Computer Science / Instrumentation etc., who have taken at least two courses on various aspects of VLSI Design and CAD Type-IV: - B.Tech in Electronics / Computer Science / Communication / Instrumentation etc. who have taken graduate-level courses on VLSI Design 7. Papers/Publications During SMDP Project