Professional Documents
Culture Documents
Circuite e
Circuite e
',1
&5$,29$
)$&8/7$7($
'(
$8720$7,&
&$/&8/$72$5(
(/(&7521,&
9,17,/
FLORIN FILIPESCU
Cuprins
Cap. 1. ElHPHQWH GH DOJHEU
ERROHHDQ
. 1
2 1.2. Axiomele algebrei Boole . 6 1.3. Regulile de calcul ale algebrei Boole .. 6 1.4. ([SULPDUHD DOJHEULF D IXQF LLORU ERROHene . 8 1.4.1 Forme canonice 8 )RUPD FDQRQLF GLVMXQFWLY 8 )RUPD FDQRQLF FRQMXQFWLY 9 )RUPD HOHPHQWDU 9 1.4.3. Forma neelementDU 10 5HSUH]HQWDUHD IXQF LLORU ERROHHQH FX DMXWRUXO GLDJUDPHORU 9. 11 0LQLPL]DUHD IXQF LLORU ORJLFH 14 1.6.1. Minimizarea cu ajutorul diagramelor VK ....................................................... 14 0LQLPL]DUHD SULQ PHWRGD DQDOLWLF 19 0LQLPL]DUHD IXQF LLORU LQFRPSOHW GHIinite ...................................................... 20 1.6.4. Concluzii ......................................................................................................... 20
&DS 5HJLPXO GH FRPXWD LH DO GLVSR]LWLYHORU VHPLFRQGXFWRDUH
....................................... 22 22 5HJLPXO GH FRPXWD LH DO WUDQ]LVWRUXOXL ELSRODU . 23 2.3. 5HJLPXO GH FRPXWD LH DO WUDQ]LVWRUXOXL XQLSRODU 29 &RPSDUD LH vQWUH WUDQ]LVWRUXO XQLSRODU L FHO ELSRODU 32 5HSUH]HQWDUHD HOHFWULF a variabilelor booleene ....................................................... 33
5HJLPXO GH FRPXWD LH DO GLRGHL VHPLFRQGXFWRDUH
Cap. 3. Circuite logice elementare 34 3.1. Circuite logice elementare cu componente discrete ................................................. 34 3.1.1. Circuite logice elementare cu componente pasive .......................................... 34 &LUFXLWXO ORJLF , $1' SDVLY 34 3.1.1.2. Circuitul logic SAU (OR) pasiv . 35 3.1.2. Circuite logice elementare cu componente active ... 36 3.1.2.1. Circuitul logic NU (NOT) .. 37 3.1.2.2. &LUFXLWXO ORJLF ,-NU (NAND) ............................................................. 37 3.1.2.3. Circuitul logic SAU-NU (NOR) ............................................................ 38 3.2. Circuite logice elementare integrate ......................................................................... 38 &LUFXLWH ORJLFH LQWHJUDWH UHDOL]DWH vQ WHKQRORJLH ELSRODU 39 3.2.1.1. Circuite logice RTL ............................................................................... 39 3.2.1.2. Circuite logice DTL ............................................................................... 40 3.2.1.3. Familia TTL standard .............................................................................40 3.2.1.3.1. Poarta NAND TTL 40 3.2.1.3.2. Inversorul TTL . 42 3.2.1.3.3. Poarta NOR TTL ... 47 3.2.1.3.4. Caracteristicile statice ale familiei TTL standard .... 48 3.2.1.3.5. Parametrii familiei TTL standard . 51 6XEIDPLOLD 77/ UDSLG +77/ 55
&UHWHUHD YLWH]HL GH OXFUX SULQ FUHWHUHD SXWHULL GLVLSDWH SH SRDUW
55
. 90 91 $QDOL]D FLUFXLWHORU ORJLFH FRPELQD LRQDOH 91 6LQWH]D FLUFXLWHORU ORJLFH FRPELQD LRQDOH 92 4.2. Detectorul de paritate ... 94 'HWHFWRUXO GH SDULWDWH LPSDU FX YDULDELOH GH intrare ... 95 4.2.2. Detectorul de paritate comandat . 96 4.3. Multiplexoare ... 98 &LUFXLWXO GH PXOWLSOH[DUH FX LQWU UL 99 4.4. Demultiplexoare ... 100 &LUFXLWXO GH GHPXOWLSOH[DUH FX LHLUL 100 4.5. Comparatoare numerice 101 4.5.1. Comparatorul numeric de 1 bit 102 &RPSDUDWRUXO QXPHULF GH EL L 103 &RPSDUDWRUXO QXPHULF GH EL L 105 4.6. Sumatoare . 105 4.6.1. Semisumatorul . 106 4.6.2. Sumatorul complet de 1 bit . 106 6XPDWRUXO FRPSOHW GH EL L 108 4.7. Convertoare de cod ... 109 4.7.1. Convertorul de cod binar natural Gray . 109 4.7.2. Convertorul de cod Gray binar natural . 111 4.8. Codificatoare .113 &RGLILFDWRUXO GH DGUHV VLPSOX 113 4.9. Decodificatoare . 115
$QDOL]D L VLQWH]D FLUFXLWHORU ORJLFH FRPELQD LRQDOH
115 4.9.2. Decodificatorul BCD zecimal .. 116 4.9.3. Decodificatorul BCD - 7 segmente . 117 4.9.3.1. Decodificatorul BCD - 7 segmente cu componente discrete . 118 4.9.3.2. Decodificatorul BCD - VHJPHQWH vQ YDULDQW LQWHJUDW 122 4.10. Memorii ROM 123 4.10.1. Memorii ROM bipolare . 125 0HPRULL 520 ELSRODUH SURJUDPDELOH OD SURGXF WRU 125 4.10.1.2. Memorii ROM bipolare programabile la utilizator .. 126 4.10.2. Memorii ROM unipolare ... 127 0HPRULL 520 XQLSRODUH SURJUDPDELOH OD SURGXF WRU 127 4.10.2.2. Memorii ROM unipolare programabile la utilizator 127 4.10.2.2.1. Memorii EPROM 127 4.10.2.2.2. Memorii E2PROM .. 129 4.10.3. Organizarea unei memorii de 8 Kb ... 129 ([WLQGHUHD FDSDFLW LL PHPRULLORU 520 131 ([WLQGHUHD OD LQWUDUH D FDSDFLW LL PHPRULHL 520 131 ([WLQGHUHD OD LHLUH D FDSDFLW LL PHPRULHL 520 132 ([WLQGHUHD OD PL[W D FDSDFLW LL PHPRULHL 520 132 4.11. Arii logice programabile . 133
Cap. 5. &LUFXLWH ORJLFH VHFYHQ LDOH 137 5.1. Circuite basculante bistabile SR ... 138 5.1.1. Circuitul basculant bistabil SR asincron . 138 5.1.1.1. Circuitul basculant bistabil SR asincron realizat cu NOR-uri ... 138 5.1.1.2. Circuitul basculant bistabil SR asincron realizat cu NAND-uri 140 5.1.2. Circuitul basculant bistabil SR sincron ... 141 5.1.3. Circuitul basculant bistabil SR Master-Slave .. 143 5.2. Circuite basculante bistabile de tip D ... 145 5.2.1. Circuitul basculant bistabil de tip D asincron . 145 5.2.2. Circuitul basculant bistabil de tip D sincron ... 146 5.2.2.1. Latch-ul adresabil ... 147 5.2.2.2. Memoria RAM ... 148 5.2.3. Circuitul basculant bistabil D Master-Slave 149 5.2.3.1. Registrul de deplasare serie 150 5.2.3.2. Registrul paralel . 150 5.2.3.3. Registrul combinat . 151 5.2.3.4. Registrul XQLYHUVDO ELGLUHF LRQDO GH EL L 152 5.3. Circuite basculante bistabile de tip T 154 5.4. Circuite basculante bistabile de tip JK ..154 5.4.1. Circuitul basculant bistabil JK asincron .. 155 5.4.2. Circuitul basculant bistabil JK sincron 156 5.4.3. Circuitul basculant bistabil JK Master-Slave .. 157 1XP U WRUXO DVLQFURQ 157 5.5. Conversia circuitelor basculante bistabile 158 5.5.1. Conversia n T . 158 5.5.2. Conversia n SR ... 160
$QH[D &LUFXLWH FX WUDQVIHU GH VDUFLQ
. 161
. 164 A2.1. Microprocesorul . 164 A2.2. Microcalculatorul ... 165 A2.3. Microcalculatorul pe un singur chip .. 166 $ $SOLFD LL 166
Bibliografie 169
3 5 ( ) $
&DOFXODWRDUH L (OHFWURQLF SUHFXP L LQJLQHULORU FDUH GRUHVF V DFWXDOL]H]H FXQRWLQ HOH GH VSHFLDOLWDWH ([SHULHQ D DFXPXODW DFWXDOD DOJHEUD VWUXFWXUDUH ERROHHDQ D L SkQ vQ FHL SHVWH DQL GH DFWLYLWDWH vQ G FDUH DFRSHU GRPHQLXO OD OXFU ULL
-L
FRPSOHWH]H VDX
microprocesor
DFRUGkQG
IDPLOLLORU GH FLUFXLWH ORJLFH HOHPHQWDUH SUHFXP L SULQFLSDOHORU FDWHJRULL G ORJLFH FRPELQD LRQDOH L VHFYHQ LDOH
e circuite
'HL DSDUHQW LQRSRUWXQ vQWU -o astfel de lucrare, 5HJLPXO GH FRPXWD LH DO dispozitivelor semiconductoare SHUPLWH WUDQVIHUXO GLUHFW vQ SODQ WHKQLF DO QR LXQLORU introduse de DOJHEUD ERROHHDQ , constituind un lLDQW LPSRUWDQW vQWUH DFHDVWD L FDSLWROHOH XUP WRDUH DOH FXUVXOXL &HOH GRX VDUFLQ L GLYHUVH FDUH YLQ V PXQF DQH[H GH OD ILQDOXO OXFU ULL FRQ LQkQG vQWUHJHDVF SUREOHPDWLFD WUDWDW
circuitele cu transfer de
I U XQ XULD YROXP GH
microprocesoarele UHSUH]LQW
'HVLJXU DSDUL LD DFHVWHL OXFU UL QX DU IL IRVW SRVLELO L PDL DOHV I U $VWIHO GRUHVF V GU LQJ 0LUFHD )DFXOWDWHD GH $XWRPDWLF &DOFXODWRDUH L (OHFWURQLF
DMXWRUXO QHSUHFXSH LW DO YDORURDVHORU FDGUH GLGDFWLFH GLQ DGUHVH] FHOH PDL F OGXURDVH PXO XPLUL GRPQXOXL SURI XQLY UHFWRUXO 8QLYHUVLW LL GLQ &UDLRYD FDUH vQ FDOLWDWH GH OHFWXUH]H
,Y QHVFX ULL L V
manXVFULVXO OXFU
$FHOHDL F OGXURDVH PXO XPLUL OH GDWRUH] GRPQXOXL SURI XQLY GU LQJ ' QLO &HUEXOHVFX HIXO &DWHGUHL GH (OHFWURQLF &DOFXODWRDUH L (OHFWURQLF L G
VXJHVWLLOH XWLOH L U EGDUHD FX FDUH DX UHFHQ]DW PDQXVFULVXO 8Q URO LPSRUWDQW vQ FHHDFH SULYHWH SDUWHD JUDILF 3DXO *ORJRJHDQX DQXO 9 VHF LD (OHFWURQLF
frumoase aprecieri.
Q ILQDO GDU QX vQ XOWLPXO UkQG GRUHVF V PRGXO vQ FDUH D WLXW V OXFU UL PXO XPHVF vQWUHJLL PHOH IDPLOLL SHQWUX HODERUDUHD XQHL DVWIHO GH DFFHSWH IUXVWU ULOH SH FDUH OH LPSOLF
Autorul
ANEXA 1
&LUFXLWHOH FX WUDQVIHU GH VDUFLQ FXSODM SULQ VDUFLQ VDUFLQ VXQW LQWHJUDUH SH VFDU
FXQRVFXWH L VXE GHQXPLULOH GH circuite cu sau CCD (Charge Coupled Devices = dispozitive cu cuplaj prin XWLOL]DWH vQ VSHFLDO vQ WHKQRORJLD /6, /DUJe Scale Integration = ODUJ L QX DX QLFL XQ HFKLYDOHQW vQ YDULDQWH FX FRPSRQHQWH
discrete. CCD-XULOH VXQW FRQVWUXLWH VXE IRUPD XQHL PDWULFH GH FDSDFLW L 026 FX n LQWU UL GH-D OXQJXO F UHLD VXQW WUDQVIHUDWH VDUFLQL HOHFWULFH FX DMXWRUul cmpurilor JHQHUDWH GH WUHL WHQVLXQL QHJDWLYH DOH F URU PRGXOH VH DIO vQ UHOD LD 93>V2>V1.
3ULQFLSLXO WUDQVIHUXOXL GH VDUFLQL vQWUH GRX ORFD LL YHFLQH DOH PDWULFHL HVWH
a) Fixarea sarcinilor
b) Transferul sarcinilor
V2
JHQHUHD]
n un
sub stratul de oxid, fi[kQG SXUW WRULL GH VDUFLQ SR]LWLYL FDUH DX IRVW LQMHFWD L vQ substrat printr-XQ PLMORF RDUHFDUH MRQF LXQH SQ WUDQ]LVWRU LQWHJUDW vQ DFHODL substrat, prin iluminare), fig. A1.1 a. $SOLFkQG XQ SRWHQ LDO V3, cu |V3| > |V2|, electrodului nvecinat, fig. A1.1 b,
PRELOL VXQW WUDQVIHUD L vQ ORFD LD YHFLQ SH FDUH QX R PDL SRW S U VL DWkWD WLPS FkW SH HOHFWURGXO FRUHVSXQ] WRU H[LVW YDORDUH DEVROXW GHFkW DO ORFD LLORU YHFLQH 5HYHQLQG OD PDWULFHD FX FDSDFLW L XQ SRWHQ LDO PDL PDUH vQ
$VWIHO DSOLFkQG VWUXFWXULL GLQ ILJ $ VHFYHQ HOH GH SRWHQ LDOH SUH]HQWDWH vQ WDE $ UHDOL] P WUDQVIHUXO VXFFHVLY DO VDUFLQLORU GH OD ORFD LLOH OD ORFD LLOH DPG
1 +++
7 +++
10
SiO2
Si tip n
8 +++
10
SiO2
+ + + Si tip n
2 +++
3 Si tip n
8 +++
10
SiO2
la alta
7DE $ ([SOLFDWLY SHQWUX IXQF LRQDUHD VWUXFWXULL GLQ ILJ $
Fig. a b c 1 V2 V2 V1 V1 V1 V3 V2 2 V1 V3 V2 V2 V1 V1 V1 3 V1 V1 V1 V3 V2 V2 V1 4 V2 V2 V1 V1 V1 V3 V2
Zona 5 V1 V3 V2 V2 V1 V1 V1
6 V1 V1 V1 V3 V2 V2 V1
7 V2 V2 V1 V1 V1 V3 V2
8 V1 V3 V2 V2 V1 V1 V1
9 V1 V1 V1 V3 V2 V2 V1
| > |V2_
V2, mai mare n valoare DEVROXW GHFkW SRWHQ LDOXO V1 al zonelor vecine, fig. A1.2 c. $FHDVW HWDS LQWHUPHGLDU FUHHD] SRVLELOLWDWHD XWLOL] ULL SRWHQ LDOXOXL V3 pentru transferul GH VDUFLQL F WUH ORFD LD XUP WRDUH
'LQ WDE $ VH UHPDUF SUHFXP L ]RQHOH vQ FDUH VH DIO FX XXULQ FLFOLFLWDWHD IXQF LRQ ULL UHJLVWUXOXL &&' VDUFLQLOH vQ ILHFDUH PRPHQW ]RQHOH KDXUDWH 9LWH]D GH WUDQVIHU D VDUFLQLORU SHUPLWH IXQF LRQDUHD SkQ OD cca. 20 MHz, la un consum de 5 W / bit. Registrele CCD sunt utilizate pentru transferul reliefului de sarcini de pe VXSUDIH HOH IRWRVHQVLELOH DOH FDPHUHORU GH OXDW YHGHUL PRGHUQH 7HKQRORJLD &&' HVWH XWLOL]DW L SHQWUX UHDOL]DUHD XQRU IXQF LL ORJLFH
OD ORFD LD UHVSHFWLY
elePHQWDUH FXP DU IL ,-NU, SAU-NU, SAU-EXCLUSIV, sau a unor circuite logice de tipul sumatoarelor, multiplicatoarelor,memoriilor RAM, etc.
CCD.
! "#$%&')(!01
Surs
C=AB
CCD
b) SAU - CCD
Q FD]XO vQ FDUH VXUVD GH SXUW WRUL GH VDUFLQ SRODUL]DW HVWH H[FLWDW VDUFLQLOH QX SRW DMXQJH vQ GH FRPDQG SHUPLW $ ,
capcana
HOHFWUR]LL
WUDQVIHUXO GH VDUFLQL
ANEXA 2
0LFURSURFHVRDUH L PLFURFDOFXODWRDUH
A 2.1. Microprocesorul
0LFURSURFHVRUXO HVWH XQ VLVWHP LQWHJUDW SH XQ VLQJXU FKLS FRQ LQkQG SX LQ vQWUHDJD JDP GH FLUFXLWH DULWPHWLFH SUHFXP L ORJLFD GH FRQWURO L FRPDQG
cel
D
unui sistem universal de tratare a datelor, sau a unui sistem de calcul, sau a ambelor.
0DMRULWDWHD PLFURSRFHVRDUHORU PRGHUQH FRQ LQ L R PLF PHPRULH L FKLDU XQ 8&
ceas propriu.
$FHDVW FRPELQD LH GH FLUFXLWH VXEVLVWHPH IRUPHD] WLSLF XQLWDWHD FHQWUDO
a sistemului.
6WUXFWXUD LQWHUQ D XQXL PLFURSURFHVRU HVWH UHSUH]HQWDW vQ ILJXUD $ L FRQ LQH SULQFLSDOHOH VXEVLVWHPH LQFRUSRUDWH
PROM
1XP U WRU
de
LQVWUXF LXQL
Unitate aritmetic si
ORJLF
Registru de
LQVWUXF LXQL
Bus intern Registru tampon de date Bus date Registru tampon de adrese Bus adrese
/RJLF GH VLQFURQL]DUH L FRPDQG
%XV FRPDQG
D XQXL PLFURSURFHVRU
HVWH GH L
GH SRO\VLOLFLX GH
m,
8Q H[HPSOX vQ DFHVW VHQV vO FRQVWLWXLH SURFHVRUXO &026 SH EL L Motorola MC 68020 DYkQG R GLPHQVLXQH GH DSUR[LPDWLY PP [ PP L FRQ LQkQG SHVWH 200.000 tranzistoare. Chipul semiconductor al microSURFHVRUXOXL FRPSRUW XQ PDUH QXP U GH VHF LXQL 520 3/$ XQLWDWH DULWPHWLF HWF FRQVWLWXLWH GLQ FLUFXLWH LQWHJUDWH SH VFDU IRDUWH ODUJ SXWHUH FX XQ YLWH] GH OXFUX HVWH L HD XWLOL]DW 7HKQRORJLD ELSRODU FXP DU IL FHD D IDPLOLHL 77/ GH PLF H[FHOHQW IDFWRU GH FDOLWDWH L R IRDUWH EXQ
A 2.2. Microcalculatorul
3HQWUX D H[HFXWD WRDWH VDUFLQLOH FHUXWH XQXL FDOFXODWRU HVWH QHFHVDU DG XJDUHD XQHL PHPRULL D XQRU GLVSR]LWLYH GH FRQWURO L FRPDQG Q ILJXUD $ HVWH SUH]HQWDW VFKHPD IXQF LRQDO HOHPHQWDU L D XQRU DGDSWRUL LL FHQWUDOH DVHPHQHD D XQXL
sistem.
Ceas
Microprocesor (UC)
RAM Memorie
LQWHUPHGLDU GH
D XQXL PLFURFDOFXODWRU
DGLF
DFHOHD FXP DU
VDUFLQL
D EHQ]LQHL QHFHVLW
XUL FX UHPDQHQ
GLVFXUL
L WDEHOHORU 'DF SURJUDPXO QX HVWH FRPSOHW IL[DW SRW IL XWLOL]DWe PROM-uri, EPROM-uri sau E2PROM-uri. Memoriile intermediare sunt rezidente pe chip n 5$0 3HQWUX PHPRULLOH PDUL VH XWLOL]HD] PDJQHWLFH GXUH +'' VDX
flexibile (dischete), sau ambele. Echipamentul de intrare-LHLUH FRQ LQH display-XUL L LPSULPDQWH 6LVWHPHOH GH WHOHFRPXQLFD LL GH FRQWURO L
ED]DWH SH PLFURSURFHVRDUH FRPSRUW DGHVHD WUDQVGXFWRDUH
FRQYHUWRDUH
L LQYHUV
ILJXUD $ VXQW FRQFHSXWH SHQWUX D IXQF LRQD FX 8& FRSURFHVRDUHOH L FKLS FX 0& H[WLQG FDSDFLWDWHD GH FDOFXO vQ YLUJXO
RAM), a acceselor de intrare-LHLUH L D FLUFXLWHORU SHULIHULFH FX 8& G XQ microcalculator pe un singur chip. Un exemplu n acest sens l constituie microcalculatorul Motorola MC68HC11 FDUH FRQ LQH SHVWH WUDQ]LVWRDUH SH R VXSUDID GH PP [
PP R 8& XQ FHDV SURSULX R LQWHUID D ,2 R PHPRULH 5$0 520 ( 3520 L
un convertor analog-numeric. Microcalculatorul pe un singur chip poate fi extins cu alte chip-uri pentru a-i
FUHWH FDSDFLWDWHD GH PHPRULH L D SHUPLWH LQWHUID DUHD FX R PDUH YDULHWDWH GH HFKLSDPHQWH ,2 L GH WHOHFRPXQLFD LL
$ $SOLFD LL
'LVFXWDUHD GHWDOLDW D DSOLFD LLORU PLFURSURFHVRDUHORU R VLPSO OLVW GHS HWH FX PXOW
FDGUXO DFHVWHL OXFU UL 'LQ DFHVW PRWLY FRQVLGHU P XWLO FDUH HQXPHU DSOLFD LLOH
(OHFWURQLF
,QVWUXPHQWD LH L
%LURWLF
SHQWUX
afaceri
* Echipament de autoetalonare; * Echipament de supraveghere a
UDGLD LLORU
6LVWHPH GH DQDOL] D
* Terminale ale
UH HOHORU GH
industriale; * Dirijarea
QDYLJD LHL
n laborator; * nregistrarea pe
EDQG PDJQHWLF
,QMHF LD HOHFWURQLF
* Echipamente de
GLDJQR]
calculatoare; * Echipamente de automatizare a RSHUD LLORU EDQFDre; * Terminale n punctele de vnzare; * Gestionarea stocurilor; * Fotocopiatoare.
WUDQVPLVLHL GH PDV
WUDWHD] vQ
QXPHULFH
3URFHVRDUHOH FRPSUHVLD
GH
VHPQDO H[HFXW L
YRUELULL
uni utiliznd
DFHHDL LL L
IL]LF
LQJHQLR]LW