Scribd Logo
Upload

Welcome to Scribd!

  • Data Types

    Uploaded by

    Thiruvalar Selvan
    7 views3 pages
    The 8085 microprocessor can be interrupted by an emergency signal which causes it to suspend the current program and jump to an Interrupt Service Routine to respond to the interrupt. Each interrupt likely has its own dedicated Interrupt Service Routine to handle the interrupt.

    Original Description:

    DATA LEVEL

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PPT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The 8085 microprocessor can be interrupted by an emergency signal which causes it to suspend the current program and jump to an Interrupt Service Routine to respond to the interrupt. Each interrupt likely has its own dedicated Interrupt Service Routine to handle the interrupt.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as ppt, pdf, or txt
    7 views3 pages

    Data Types

    Uploaded by

    Thiruvalar Selvan
    The 8085 microprocessor can be interrupted by an emergency signal which causes it to suspend the current program and jump to an Interrupt Service Routine to respond to the interrupt. Each interrupt likely has its own dedicated Interrupt Service Routine to handle the interrupt.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as ppt, pdf, or txt
    of 3

    8085INTERRUPT STRUCTURE

    INTERRUPTS An interrupt is considered to be an emergency signal that may be serviced. The Microprocessor may respond to it as soon as possible. What happens when MP is interrupted ? When the Microprocessor receives an interrupt signal, it suspends the currently executing program and jumps to an Interrupt Service Routine (ISR) to respond to the incoming interrupt. Each interrupt will most probably have its own ISR. 3

    You might also like