Professional Documents
Culture Documents
Project1:And Gate: Experiment
Project1:And Gate: Experiment
Project1:And Gate: Experiment
Date: ...................................
............................................................................................................. Page No: ..............................
PROJECT1:AND GATE
----------------------------------------------------------------------------------- Company: DBCET
-- Engineer: Santanu Nath
-- ID:DC2011BTE0059
-- Create Date: 21:46:50 01/20/2014
-- Module Name: andgate- Behavioral
---------------------------------------------------------------------------------library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity andgate is
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
C : out STD_LOGIC);
end andgate;
architecture Behavioral of andgate is
begin
process (A,B)
begin
C<=A and B;
end process;
end Behavioral;
SIMULATION O/P:
RTL SCHEMATIC:
TECHNOLOGY SCHEMATIC:
PROJECT2:NAND GATE
----------------------------------------------------------------------------------- Company: DBCET
-- Engineer: Santanu Nath
-- ID:DC2011BTE0059
-- Create Date: 21:47:58 01/20/2014
-- Module Name: nandgate- Behavioral
---------------------------------------------------------------------------------library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity nandgate is
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
C : out STD_LOGIC);
End nandgate;
architecture Behavioral of nandgate is
begin
process (A,B)
begin
C<=A nand B;
end process;
end Behavioral;
SIMULATION O/P:
RTL SCHEMATIC:
TECHNOLOGY SCHEMATIC:
PROJECT3:OR GATE
----------------------------------------------------------------------------------- Company: DBCET
-- Engineer: Santanu Nath
-- ID:DC2011BTE0059
-- Create Date: 21:48:30 01/20/2014
-- Module Name: orgate- Behavioral
---------------------------------------------------------------------------------library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity orgate is
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
C : out STD_LOGIC);
End orgate ;
architecture Behavioral of orgate is
begin
process (A,B)
begin
C<=A or B;
end process;
end Behavioral;
SIMULATION O/P:
RTL SCHEMATIC:
TECHNOLOGY SCHEMATIC:
PROJECT4:NOR GATE
----------------------------------------------------------------------------------- Company: DBCET
-- Engineer: Santanu Nath
-- ID:DC2011BTE0059
-- Create Date: 21:50:01 01/20/2014
-- Module Name: norgate- Behavioral
---------------------------------------------------------------------------------library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity norgate is
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
C : out STD_LOGIC);
End norgate;
architecture Behavioral of norgate is
begin
process (A,B)
begin
C<=A nor B;
end process;
end Behavioral;
SIMULATION O/P:
RTL SCHEMATIC:
TECHNOLOGY SCHEMATIC:
PROJECT5:XOR GATE
----------------------------------------------------------------------------------- Company: DBCET
-- Engineer: Santanu Nath
-- ID:DC2011BTE0059
-- Create Date: 21:52:48 01/20/2014
-- Module Name: xorgate- Behavioral
---------------------------------------------------------------------------------library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity xorgate is
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
C : out STD_LOGIC);
end xorgate;
architecture Behavioral of xorgate is
begin
process (A,B)
begin
C<=A xor B;
end process;
end Behavioral;
SIMULATION O/P:
RTL SCHEMATIC:
TECHNOLOGY SCHEMATIC:
PROJECT6:XNOR GATE
----------------------------------------------------------------------------------- Company: DBCET
-- Engineer: Santanu Nath
-- ID:DC2011BTE0059
-- Create Date: 21:52:22 01/20/2014
-- Module Name: xnorgate- Behavioral
---------------------------------------------------------------------------------library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity xnorgate is
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
C : out STD_LOGIC);
end xnorgate;
architecture Behavioral of xnorgate is
begin
process (A,B)
begin
C<=A xnor B;
end process;
end Behavioral;
SIMULATION O/P:
RTL SCHEMATIC:
TECHNOLOGY SCHEMATIC:
RTL SCHEMATIC:
TECHNOLOGY SCHEMATIC:
RTL SCHEMATIC:
TECHNOLOGY SCHEMATIC:
RTL SCHEMATIC:
TECHNOLOGY SCHEMATIC: