Professional Documents
Culture Documents
BJT Bias 2
BJT Bias 2
BJT Biasing 3
For the Voltage Divider Bias Configurations Draw Equivalent Input circuit Draw Equivalent Output circuit Write necessary KVL and KCL Equations Determine the Quiescent Operating Point
Graphical Solution using Load lines Computational Analysis
23 February 2005
23 February 2005
R2 VB = VCC R1+R2 We may apply KVL to the input, which gives us: -VB + VBE + IE RE = 0 Solving for IE we get:
IE =
VB - VBE RE
23 February 2005
R2 VTH = VCC R1+R2 Calculate RTH We may apply KVL to the input, which gives us: -VTH + IB RTH + VBE + IE RE = 0 Since IE = ( + 1) IB
RTH + VBE + IE RE = 0 +1 Solving for IE we obtain: -VTH + IE IE = VTH - VBE RTH + RE +1
23 February 2005
23 February 2005
Determining VTH
R2 VTH = VCC R1 + R2
23 February 2005 ENGI 242/ELEC 222 7
Determining RTH
RTH =
R1 R2 R1 + R2
ENGI 242/ELEC 222 8
23 February 2005
23 February 2005
23 February 2005
10
Collector-Emitter Loop
23 February 2005
11
Assuming that IE IC and solving for VCE: IC = VCC - VCE RC + RE Solve for VE: Solve for VC: V E = IE R E VC = VCC - IC RC or VC = VCE + IE RE Solve for VB: VB = VCC - IB RB or VB = VBE + IE RE
23 February 2005
12
23 February 2005
13
23 February 2005
14
23 February 2005
15
VCC - VB R1 = R2 VB
23 February 2005
16
CE Amplifier Design
Design a Common Emitter Amplifier with Voltage Divider Bias for the following parameters: VCC = 24V IC = 5mA VE = .1VCC VC = .55VCC = 135
23 February 2005
17
23 February 2005
18
CE Amplifier Design
23 February 2005
19
23 February 2005
20
10
BJT Biasing 4
For the Collector Feedback Bias Configuration: Draw Equivalent Input circuit Draw Equivalent Output circuit Write necessary KVL and KCL Equations Determine the Quiescent Operating Point
Graphical Solution using Loadlines Computational Analysis
23 February 2005
22
11
Another way to improve the stability of a bias circuit is to add a feedback path from collector to base In this bias circuit the Q-point is only slightly dependent on the transistor
23 February 2005 ENGI 242/ELEC 222 23
Applying Kirchoffs voltage law: -VCC + ICRC + IBRB + VBE + IERE = 0 Note: IC = IE = IC + IB Since IE = ( + 1) IB then: -VCC + ( + 1)IB RC + IBRB + VBE ( + 1)IBRE = 0 Simplifying and solving for IB: IB =
23 February 2005
12
Applying Kirchoffs voltage law: -VCC + IERC + IBRB + VBE + IERE = 0 Since IE = ( + 1) IB then:
-VCC + IE RC + IE
RB + (RC + RE) ( + 1)
ENGI 242/ELEC 222 25
Applying Kirchoffs voltage law: Since IC = IE and IE = ( + 1) IB: Solving for VCE:
IE RE + VCE + ICRC VCC = 0 IE(RC + RE) + VCE VCC =0 VCE = VCC IE (RE + RC)
23 February 2005
26
13
Network Example
23 February 2005
27
Network Example
23 February 2005
28
14
23 February 2005
29
.1VCC IE VCC - VCQ VCC - .6VCC .4VCC RC = = ; RC = IE IE IE VCC - IERC - VBE - IERE VCC - IE (RC + RE) - 0.7V RB = ; RB = IE IE +1 +1 VE = .1VCC RE =
23 February 2005
30
15
23 February 2005
32
16
23 February 2005
33
23 February 2005
34
17
23 February 2005
35
PSpice Simulation
18
23 February 2005
37
23 February 2005
38
19
23 February 2005
39
The response of VCE demonstrates that it reaches a peak value near the Q point and then decreases
23 February 2005
40
20
23 February 2005
41
23 February 2005
42
21