Professional Documents
Culture Documents
Toshiba n5ss Chassis Training Manual (Et)
Toshiba n5ss Chassis Training Manual (Et)
SERVICE TRAINING
FOREWORD
The material presented in this manual is provided for the technical training of TACP employees and
qualified service personnel only.
The specific circuit reference designations, pin numbers, etc., are taken from the TP48E50/60 Service
Manual, File Number 020-9508. The diagrams in this manual are simplified for training and should be used
as a reference guide only when servicing the N5SS CTV Chassis. Refer to the applicable service data for
detailed adjustment and servicing procedures.
NTDPJTV04
SERVICING TOSHIBA'S N5SS TELEVISION CHASSIS
1996
No part of this manual may be reproduced in whole or in part without prior written consent from
Toshiba America Consumer Products, Inc., Service Division.
CONTENTS
SECTION I
OVERALL UNIT CHARACTERISTICS,
BLOCK DIAGRAMS, LABS 1 & 2
1. MAIN FEATURES .................................. 1-2
2. MERITS OF BUS SYSTEM .................... 1-2
2-1. Improved Servciceability ................. 1-2
2-2. Reduction of Parts Count ................ 1-2
2-3. Quality Control ................................. 1-2
3. COMPARISON/DIFFERENCES TG-1 ... 1-2
4. SPECIFICATIONS .................................. 1-3
5. FRONT AND REAR CONTROL
VIEWS ..................................................... 1-4
5-1. Front View ........................................ 1-4
5-2. Rear View ......................................... 1-5
5-3. Remote Control View ....................... 1-6
6. '95 PJ-TV CHASSIS LAYOUT ............... 1-7
7. CONSTRUCTION OF CHASSIS............ 1-8
8. VIDEO SIGNAL FLOW. ....................... 1-9
9. AUDIO SIGNAL FLOW. ...................... 1-11
10. POWER SUPPLY .................................. 1-12
11. H and V DEFLECTION. ........................ 1-13
12. I2C COMMUNICATIONS. .................... 1-14
13. DIGITAL CONVERGENCE. ................ 1-15
14. LAB 1 ..................................................... 1-16
15. LAB 2 ..................................................... 1-20
SECTION II
TUNER, IF/MTS/S.PRO MODULE
1. CIRCUIT BLOCK.................................... 2-2
1-1. Outline .............................................. 2-2
1-2. Major Features .................................. 2-2
1-3. Audio Multiplex Demodulation
Circuit ............................................... 2-3
1-4. A.PRO Section (Audio Processor) ... 2-4
2. PIP TUNER .............................................. 2-6
2-1. Outline ............................................... 2-6
SECTION III
CHANNEL SELECTION CIRCUIT
1. OUTLINE OF CHANNEL
SELECTION CIRCUIT SYSTEM .......... 3-2
2. OPERATION OF CHANNEL
SELECTION CIRCUIT ........................... 3-2
3. MICROCOMPUTER ............................... 3-3
4. MICROCOMPUTER TERMINAL
FUNCTION .............................................. 3-4
5. EEPROM (QA02) .................................... 3-6
SECTION V
DSP CIRCUIT
1. ORIGINS OF DOLBY SURROUND ...... 5-2
2. THE DOLBY MP MATRIX .................... 5-2
3. THE DOLBY SURROUND
DECODER ............................................... 5-3
4. DSP CIRCUIT .......................................... 5-3
5. DSP (Digital Surround Processor) IC ...... 5-6
SECTION VI
A/V SWITCHING CIRCUIT
1. OUTLINE ................................................. 6-2
2. IN/OUT TERMINALS ............................ 6-2
3. CIRCUIT OPERATION .......................... 6-2
3-1. Composite Video Signal ................... 6-2
3-2. S-Video Signal ................................. 6-2
SECTION VII
VIDEO PROCESSING CIRCUIT
1. OUTLINE ................................................. 7-2
2. SIGNAL FLOW ....................................... 7-2
3. CIRCUIT OPERATION .......................... 7-2
SECTION VIII
V/C/D/IC
1. OUTLINE ................................................. 8-2
2. LARGE SCALE EMPLOYMENT OF
BUS CONTROL OF PARAMETER FOR
PICTURE CONTROLS ........................... 8-2
3. EMPLOYMENT OF CONTAINING
EACH VIDEO BAND FILTER
INSIDE ..................................................... 8-2
4. EMPLOYMENT OF CONTAINING
EACH FILTER (FOR S/H) INSIDE ....... 8-2
5. LOW COST OF IC .................................. 8-3
SECTION IX
PIP MODULE
1. BOARD LAYOUT ................................... 9-2
2. SIGNALS ................................................. 9-2
3. BLOCK DIAGRAM ................................ 9-3
SECTION X
SYNC SEPARATION, H-AFC,
H-OSCILLATOR CIRCUITS
1. SYNC SEPARATION CIRCUIT .......... 10-2
1-1. Theory of Operation ....................... 10-2
2. H AFC (Automatic Frequency Control)
CIRCUIT ................................................ 10-3
3. H OSCILLATOR CIRCUIT .................. 10-4
3-1. Outline ............................................ 10-4
3-2. Theory of Operation ....................... 10-4
SECTION XI
VERTICAL OUTPUT CIRCUIT
1. OUTLINE ............................................... 11-2
1-1. Theory of Operation ....................... 11-2
2. V OUTPUT CIRCUIT ........................... 11-3
2-1. Actual Circuit ................................. 11-3
2-2. Sawtooth Waveform Generation .... 11-3
2-3. V Output ......................................... 11-4
2-4. V Linearity Characteristic
Correction ....................................... 11-6
3. PROTECTION CIRCUIT FOR
V DEFLECTION STOP ........................ 11-7
3-1. +35V Over Current
Protection Circuit ........................... 11-8
SECTION XII
HORIZONTAL DEFLECTION CIRCUIT
1. OUTLINE ............................................... 12-2
2. HORIZONTAL DRIVE CIRCUIT ........ 12-2
2-1. Theory of Operation ....................... 12-2
3. BASIC OPERATION OF HORIZONTAL
DRIVE .................................................... 12-3
3-1. Theory of Operation ....................... 12-3
3-2. Drive System .................................. 12-4
3-3. Circuit Description ......................... 12-5
4. HORIZONTAL OUTPUT CIRCUIT .... 12-6
4-1. Theory of Operation ....................... 12-7
4-2. White Peak Bending
Correction Circuit ......................... 12-11
4-3. H Blanking ................................... 12-12
4-4. 200V Low Voltage Protection ...... 12-13
SECTION I
OVERALL UNIT
CHARACTERISTICS
BLOCK DIAGRAMS
LABS 1 & 2
1-1
SECTION I
OVERALL UNIT
CHARACTERISTICS
1. MAIN FEATURES
3. COMPARISON/DIFFERENCES OF TG-1
CHASSIS
Root
Chassis
N5E
N5ES
N5S
N5S
N5SS
TG-1
Chassis
A1
A2
A2 - LEM
B
C
Typical
Sizes
13, 19
20, 32
20, 32
27, 32
27 thru 35
1-2
Picture and
Features
Less
More
4. SPECIFICATIONS
CHASSIS
MODEL Nbr
TP48E50
TP48E51
TP48E60
TP48E61
TP48E90
TP55E50
TP55E51
TP55E80
TP55E81
TP61E80
STEP-UP
SPECIFICATION
*
G
E
N
E
R
A
L
*
S
O
U
N
D
1 Picture Size#
2 Channel Capacity
3 C. Caption
4 MTS with dbx
5 Bass, Tre/Balance
6 Sub-Audio-Program
7 Remote Control
8 Picture-in-Picture
9 LED Indicator (RED)
10 Local Key
48"-D/S
48"-D/S
48"-D/S
55"-D/S
55"-D/S
61"-D/S
181ch
181ch
181ch
181ch
181ch
181ch
*A-Uni (42k A-Uni (42k *Intelig+EZ A-Univ (42k A-Univ (43k A-Univ (43k
* (1TN)
(2TN)
(2TN)
(1TN)
(2TN)
(2TN)
(P)
(P)
(P)
(P)
(P)
(P)
8key
8key
8key
8key
8key
8key
(Prolo)
(DSP4ch)
16 Audio Output
14Wx2
14Wx2
14Wx2, 10Wx2
& 10Wx2
14Wx2
160Rx2
160Rx2
160Rx2
& REAR SPK
160Rx2
11 Dolby Surround
12 Dig-Sound Processor
13 Front Surround
14 Cyclone ABX
15 Sub-Bass-System
(DSP4ch) (DSP4ch)
14Wx2
& 10Wx2
14Wx2
& 10Wx2
160Rx2
160Rx2
& REAR SPK & REAR SPK
18 Comb Filter
19 Dynamic Focus #
20 Scan Velocity Modu
21 Vert Contour Corre
22 Black Level Expand
23 Flesh Tone Correct
24 Dynamic Noise Reduc
25 Picture Preference
26 Digital-Convergence
(DIG)
(RGB)
(DIG)
(RGB)
(DIG)
(RGB)
(DIG)
(RGB)
(DIG) (3D-Y/C)
(RGB)
(RGB)
27 Horiz Resolution
800
800
800
800
800
800
*
O
T
H
E
R
28 Parental-Ch Lock
29 Channel Label (32ch)
30 3-Language Display
31 Clock/Off-Timer
32 Favorite Channel
33 Extended-Data-Servi
34 Star-Sight-Decoder
*
T
E
R
M
S
35 S-Video In-Term
36 Audio, Video-In/Out
37 Front AV Jack
38 Variable Audio Out
39 2-RF Input
40 Ext Speaker Term
41 PIP Audio Out Jack
42 Center-Ch-Aud-Input
(1+1)
1+2/1
(1+1)
1+2/1
(1+1)
1+2/1
(1+1)
1+2/1
(1+1)
1+2/1
(1+1)
1+2/1
AC
43 Speaker-Box
*
P
I
C
T
U
R
E
*Cabinet
PARTS SUPPLY (ISO)
(SS-SR94
NEW
NEW
NEW
NEW
NEW
NEW
1-3
(SS-SR94 (SS-SR94
POWER indicator
POWER
Fig. 1-1
ANT/VIDEO button*
ADV button
IN-VIDEO 3
S-VIDEO
VIDEO
MENU-ADV
AUDIO
L/MONO
DEMO
ANT/VIDEO
CHANNEL
VOLUME
MENU buttom
VIDEO/AUDIO INPUT
jacks
CHANNEL
butttons
DEMO button
S-VIDEO INPUT jack
VOLUME
/+ buttons
* These buttons have dual functions.
Fig. 1-2
1-4
buttons*
TV rear
VARIABLE AUDIO
OUTPUT jacks
D O
VAR
AUDIO
VD
I EO
D O
OO
OO
L/MONO
A DO
A P
P A R8
DO
D O1
D O2
R
PIP
AUDIO
VIDEO 1 INPUT
jacks
EXTERNAL
SPEAKER
terminals
MAIN
SPEAKER
switch
Fig. 1-3
1-5
VIDEO 2 INPUT
jacks
VIDEO/AUDIO
OUTPUT jacks
Transmit indicator
TIMER/Clock*
EDS*
TV/CABLE/VCR switch
EDS
TV
LE
CAB
VCR
TIMER
POWER
POWER
TV/VIDEO RECALL MUTE
RECALL*
TV/VIDEO*
Channel Number*
MUTE*
CHANNEL
VOL
RTN*
9
E N T
100
CH
R T N
VOLUME
S T O P R E W
P LA Y
FF
PIP function*
VCR function*
S W AS
P O U R C E P IP
LO C A TE
P A U S E / S TSILLL O W
T V /V C R
R E C
S T IL L
P IP
C H
AUDio*
PICture*
RESET*
C. CAPT*
SET UP*
. E T U OP P T I O N
P IC . A U D S
OPTION*
R E S E TE X I T
F A V
C . C A PA N
T T 1 /2
C Y C /S B S D S P / S U R
/+
FAV /+*
DSP/SUR*
ANT1/2*
SYC/SBS*
EXIT*
Fig. 1-4
1-6
CENTER
AMP 2CH
REAR
AMP 2CH
4 -4:DYNAMIC FOCUS
1 :DEF/POWER
2 :MAIN
7A -1:FRONT SURROUND
8 :DIGITAL CONVER
7B -1:DSP 4CH
9 :DOLBY PRO
6A :DIGITAL COMB
3 3:DPC
FRONT
AMP 2CH
6B :3D Y/C
PIP(HOKURIKU)
7A -2:EDS.CC
7B -2:EDS.CC
to FOCUS
PACK
to CRT
F.B.T
J-BOX
4 -2:SPEAKER
Fig. 1-5
1-7
5 -4:FRONT
FEATURE
1. AUDIO
7A FRONT SURROUND
TP48E50/51/60/61
TP55E50/51
* SPK. TREM. 1pcs
* REAR.CENTER AMP W/O
7B :DSP4CH
5 -5:SVH
TP55E80/81
TP61E80
* SPK TERM. 2pcs
* REAR. AMP W/
* CENTER. AMP W/O
* CENTER INPUT W/
FOCUS PACK
9 :DOLBY PRO
TP48E90
* SPK. TERM. 2pcs
* REAR. CENTER AMP W/
2. COMB FILTER
6A :DIGITAL COMB
5 -1:CRT-D(R)
5 -4:CRT-D(G)
5 -4:CRT-D(B)
:CONV/POW2
TP48E50/51/60/61/90
TP55E50/51
6B :3D Y/C TP61E80
3. TUNER
* TP48E50/51
* TP55E50/51ONLY
1 TUNER
OTHER 2 TUNER
4 -1:A/V
7. CONSTRUCTION OF CHASSIS
9
10
WOOD CABINET
LIGHT BOX
SPEAKER GRILLE
FRONT COVER
CRT MOUNTING
SHIELD FRONT
SHIELD SIDE
SCREEN BEZEL
SCREEN BRACKET L
10 SCREEN BRACKET S
12
11 CONTROL PANEL
12 BACK BOARD
13 COUPLING R
14 COUPLING G
15 COUPLING B
11
18
13 14 15
16
Fig. 1-6
1-8
17
into the video 1 input jack when the internal test signals are
used.
The selected video signal is output as composite video and
applied to the video output jack, the EDS/CC/RGB SW.,
and the Digital Comb Filter or the 3D - Y/C circuit. After
processing the video signal is sent back to the AV Switcher
as separate luminance (Y) and chrominance (C) signals.
The Y and C signals are then sent to Q501 the Video
Chroma Deflection Processing IC. A sync signal is tapped
off the Y signal and applied to Q501. Q501 processes the
video signal and sends separate R, G, and B signals to the
CRT drives and the CRTs.
1-9
TEST
VIDEO 1
12
CV/Y
C
14
VIDEO 2
VIDEO 3
1-10
ANT 1
QV01
CV
CV/Y
AV
SWITCHING
16
18
RF
SWITCH
HY01 PIP
TUNER/IF 15
CV
28
H001
MAIN
TUNER
RF
OUT
ANT 2
CONTROL
FROM
QA01
34
13
IF
H002
IF/MTS
A. PRO
36
17
7
CV
38
CV
TEST SIGNAL
TO VIDEO 1
30
6
32
42
CV
DIGITAL
COMB
FILTER
OR, 3D - Y/C
QA01
YS
R
23
24
E032Z
GREEN CRT
DRIVE
GRN CRT
E033Z
BLUE CRT
DRIVE
BLUE CRT
41
Q501
MAIN VIDEO
INPUT
SYNC
CV TO VIDEO
OUT JACK
22
15
Q204
EQ
OSD
DATA
42
RED CRT
Y
Q202
MICRO
COMPUTER
43
C
Q503
E031Z
RED CRT
DRIVE
G
B
18
19
20
21
CV
UM01
EDS/CC
RGB SW.
YS
6
G
5
2
YS
R
G
B
ZY01
PIP
5
9
YS
32
35
34
33
PIP VIDEO
INPUT
FROM
DIGITAL
CONV.
10
13
YS
3
2
12
VIDEO CHROMA
DEFLECTION
PROCESSING
OR
QB91
11
6
8
R
G
B
36
39
38
37
L
TEST SIGNAL
FROM QA01
R
VIDEO 1
QV01
11
13
29
MONO AUDIO
FROM HY01
PIP TUNER
AV
SWITCHING
31
L
R
H002
IF/MTS/A. PRO
23
SURROUND
TP48E90
TP55E80/81
TP61E80
26
24
22
17
16
18
L
R
VIDEO 3
6
37
IF
FROM H001
MAIN TUNER
L
R
17
1
VIDEO 2
15
QV14
35
L
L
TO AUDIO
OUT JACK
QS04
L
6
FRONT SURROUND,
DSP/DOLBY,
OR
DOLBY PRO LOGIC
R
5
SURROUND OUT
11
12
CENTER OUT
10
Q621
CENTER AMP
TP48E90 ONLY
L INT/EXT
11 SWITCH
L
3
QS101
+
R TO VARIABLE AUDIO
OUT JACK
L
Q601
FRONT OR
CENTER
SPEAKERS
R
EXTERNAL
12
Q690
TP48E90
ONLY
Q641
REAR AMP
1-11
REAR
SPEAKERS
10.
STANDBY
REGULATOR
TO MICROCOMPUTER
RESET
+30VDC
SWITCH
MODE
(SUB)
SWITCH
120VAC
+5VDC
FEEDBACK
POWER
ON/OFF FROM
MICROCOMPUTER
16
13
14
X-RAY SENSING
+12VDC
+38VDC
+125VDC
OVERCURRENT,
OVERVOLTAGE, &
UNDER VOLTAGE
SENSING
1-12
REG
+15VDC
REG
-9VDC
-15VDC
Z801
CONTROL/PROTECTION
+5VDC
+15VDC
SWITCH
MODE
(MAIN)
POWER
OFF
REG
AC TO HEATERS
+23VDC TO X-RAY
PROTECT
+12VDC
T461
9
7
+35VDC
2
1
31
48
R
G
B
TO ABL
CIRCUIT
FOCUS &
SCREEN DRIVE
TO CRTs
HORIZ
DRIVE
HORIZ
DRIVE
23
VD
FOCUS
BLOCK
30.7KV
TO CRT
ANODES
+125VDC FROM
MAIN POWER
VIDEO
CHROMA
DEFLECTION
PROCESSING
FLYBACK
TRANSFORMER
+200VDC
H-OUT
R
G
B
-27VDC
Q501
HV
DIST
BLOCK
HV
TO HORIZ
YOKES
U421
DPC
CIRCUIT
Q301
VERTICAL
DRIVE
TO VERT
YOKES
VSM
EO36Z
2
SVM
CIRCUIT
TO SVM
COILS
1-13
REG
RCUT
GCUT
BCUT
RDRV
BDRV
CNTX
BRTC
COLC
TNTC
SCOL
SCNT
HPOS
VPOS
HIT
GMPS
VLIN
VSC
VPS
VCP
WID
TRAP
HCP
VFC
STRH
KEY B
KEY A
QA01
38
MICROCOMPUTER
37
SDA1
40
40
40
40
40
7F
80
50
40
15
15
16
00
D1
00
12
08
15
03
25
10
02
0F
82
H001
TUNER
H002
IF/MTS/A.PRO
27
28
21
20
10
25
24
HY01
TUNER/IF
4
44
43
SCL1
COMB FILTER
OR
3D-Y/C
3
RED CUTOFF
GREEN CUTOFF
BLUE CUTOFF
RED DRIVE
BLUE DRIVE
SUB-CONTRAST MAX
SUB-BRIGHT CENTER
SUB-COLOR CENTER
SUB-TINT CENTER
SAP-COLOR
SUB-CONTRAST
HORIZ. POSITION
VERTICAL POSITION
VERTICAL HEIGHT
GMPS
VERTICAL LINEARITY
A-S CORRECTION
VERTICAL SHIFT
V-COMPENSATION
PICTURE WIDTH
TRAPEZIUM
H-COMPENSATION
V-F CORRECTION
HORIZ. START POSITION
IC501
V/C/D
PROCESSING
35
17
TO IR
LED
TRANS
PRESET
REMOTE
SENSOR
KEY
PAD
18
ADJUSTMENT
QAV01
AV
SWITCHING
U421
DPC CIRCUIT
Q701
CONV.
PROCESSOR
F. SURR.,
DSP/DOLBY,
D. PRO LOGIC
ZY01
PIP
CIRCUIT
UM01
EDS/CC
RGB SW.
RMT OUT
SCL0
11
12
QA02
EEPROM
MEMORY
SDA0
14
15
SDA2
5
SCL2
6
QB90
1-14
14
13
14
13
by the pre amps (Q715, Q717, & Q719) and power amps
(Q751 & Q751) before being applied to the convergence
yokes. The Power Amps Q752 and Q751 dissipate allot of
heat because of their current draw, so the supplies to these
amps have a number of sensors for over current conditions.
Most of the convergence circuit is on a shielded board, but
the power amps are easily accessible for service.
Q713
EEPROM
Q752
CLK
45
46
DATA
86
Q701
FROM
QAO1
CLK
DATA
44
89
97
HD
FROM
IC501
RV
GH
GV
BH
90
96
31
87
43
DIGITAL
CONVERGENCE
PROCESSOR
RH
BV
Q703
D/A
CONV.
20
Q704
D/A
CONV.
20
Q705
D/A
CONV.
20
Q715
Q717
14
11
15
18
14
11
RH
GH
BH
TO
CONV.
YOKES
1
7
5
5
18
15
Q719
RV
7
1
GV
32
VD
FROM
Q301
Q751
1-15
BV
LAB 1
BASIC OPERATION AND UNIT UNDERSTANDING
As a servicer, it is important now, more than ever, to fully understand the operation and functions of
a television set before proceeding with a repair. This is because many of the problems encountered by
a customer today can be caused by an incorrect menu selection or improper setup.
Therefore, the purpose of this lab is to familiarize you with menus and features of the television from
the customers point of view.
SECTION ONE
BASIC OPERATION
1. Verify that the unit is connected to an AC supply, and that a signal is connected to the ANT 1
input. While verifying signal connections, take time to examine all of the inputs on the rear and
front (behind door) of the unit.
2. Turn on the set with the remote control and tune to an active channel. Refer to page 9 of the
service manual provided and familiarize yourself with all of the keys on the remote paying,
particular attention to the following keys:
o
o
o
EDS
TIMER
PIP Functions
Open the bottom door on the remote control by sliding it down. Try each key starting with the upper
row. Each of these buttons brings up another menu and/or sub-menus.
3. In the Picture Menu, What is Color Temperature?
____________________________________________________________________________
____________________________________________________________________________
4. In the Audio Menu, Where can the speakers be turned off by the user?
____________________________________________________________________________
____________________________________________________________________________
5. In the Setup Menu, What is Favorite Channel?, What is Channel Lock?
____________________________________________________________________________
____________________________________________________________________________
1-16
6. Refer to page 16 of the Service Manual and perform the User Convergence Adjustments. How
is this different from previous Toshiba PJTVs?
____________________________________________________________________________
____________________________________________________________________________
7. In the Option Menu, How many different languages are there? What are they used for? What is
Channel Label Used for?
____________________________________________________________________________
____________________________________________________________________________
____________________________________________________________________________
____________________________________________________________________________
NOTES:
____________________________________________________________________________
____________________________________________________________________________
____________________________________________________________________________
____________________________________________________________________________
____________________________________________________________________________
____________________________________________________________________________
SECTION TWO
DISASSEMBLY & SERVICE POSITION
Follow the procedure listed below to gain access to the tubes and circuit boards.
1. Remove the speaker grill by holding the sides and pulling straight out.
2. Take out the four screws holding the plastic shield in place. Then remove the shield.
3. Remove the control wires from the holder on the metal shield in front of the CRTs.
4. Remove the 4 screws holding the metal shield in place. The shield is notched, so slide it to the
right then down to remove it.
5. Remove the two screws holding the front control panel. Then release the tabs on either side and
let it hang down out of the way.
6. Remove the 4 screws holding the bottom of the screen. Then lift up on the top of the screen and
pull it away from the cabinet.
1-17
7. Remove the 5 screws holding the back panel. Then remove the back panel.
8. Reattach the control panel to the light box.
9. Remove the six screws on the front of the light box.
10. Remove the three screws on the back of the cabinet.
11. Remove the one screw holding the back of the light box to the cabinet.
12. From the front of the set, lift the light box up just a little, and pull it towards you.
13. Pull the light box all the way out of the cabinet and turn it on its side.
CAUTION: the light box weighs about 85 pounds, so get help if you need it.
SECTION THREE
IDENTIFICATION
1. Identify each of the board assemblies and note their locations. Use Figure 1-5 to help you
identify the various boards.
o
o
o
o
o
o
o
Convergence/Output/Power Board
Deflection/Power Board
Main PCB
Front Surround Board
Digital Comb Filter Board
PIP Board
EDS/CC Board
1-18
5. Is it possible for one technician to perform a service call on this type of unit?
____________________________________________________________________________
____________________________________________________________________________
6. Put the lightbox in the cabinet, but don't screw it in. Then replace the screen and control panel.
Use a few screws to hold the screen and control panel in place.
SUMMARY
In this lab, the operation and function of the unit was determined, and the unit was set up for service
on the bench. Common user type problems in addition to overall serviceability was also discussed.
END OF LAB 1
1-19
LAB 2
TEST SIGNALS, SELF DIAGNOSTICS, & SERVICE REGISTERS
OBJECTIVES: After completing this lab you will be able to:
1. Enter and exit the sets internal video and audio test signals.
2. Use the test signals for troubleshooting.
3. Use the sets self diagnostic feature.
4. Make adjustments in the set with the service registers via the remote control.
SECTION ONE
VIDEO TEST SIGNALS
1. Verify that the unit is connected to an AC supply, and that a signal is connected to the ANT 1
input.
2. Enter the service mode by pressing mute on the remote. Press and hold mute a second time
while pressing menu on the control panel. An S appears in the upper right corner of the screen
indicating that the set is in the service mode. Press menu and the RCUT register appears in the
upper left corner of the screen.
3. Push the TV/VIDEO button on the remote once to enter the internal test pattern mode. The
screen should be red.
4. Slowly cycle through the test signals with the TV/VIDEO button until the white cross hairs on
a black background appear. (If the TV/VIDEO button is pushed in rapid succession, the set will
jump out of the test signal mode to one of the inputs - ANT 1, VIDEO 1, VIDEO 2, or VIDEO
3. The set is still in the service mode, so if this occurs, push the menu button then the TV/
VIDEO button to get back into the test signal mode.)
5. Plug a video cable into the VIDEO 1 input jack (make sure the other end of the cable is not
plugged into a video source)
6. What happened to the cross hairs?
____________________________________________________________________________
____________________________________________________________________________
7. If something did happen to the cross hairs, why did it happen?
____________________________________________________________________________
____________________________________________________________________________
1-20
1-21
SECTION THREE
SELF DIAGNOSTICS
1. Push the 9 button to activate the self diagnostic feature.
2. What does POWER indicate?
____________________________________________________________________________
____________________________________________________________________________
3. What does BUS LINE indicate?
____________________________________________________________________________
____________________________________________________________________________
4. What does BUS CONT indicate?
____________________________________________________________________________
____________________________________________________________________________
5. What does BLOCK indicate?
____________________________________________________________________________
____________________________________________________________________________
6. Push the EXIT button to exit the self diagnostic feature.
7. Select the VIDEO 1 input with the TV/VIDEO button. (Make sure there is no signal applied to
VIDEO 1)
8. Push MENU on the control panel to display the registers.
9. Push 9 to activate the self diagnostic feature.
10. Is the display different from the previous display. ______
11. If it is, explain why.
____________________________________________________________________________
____________________________________________________________________________
12. Push the EXIT button to exit the self diagnostic feature.
13. Push MENU on the control panel to display the registers.
1-22
SECTION FOUR
SERVICE REGISTERS
NOTE: In each of the following exercises write down the registers value before adjusting it. Then
restore the register to its original value before proceeding to the next exercise.
1. Enter the internal test pattern mode and select the test signal that has a white window in the
upper center of a black background as shown below.
2. Increase the RCUT register value and describe its effect on the picture.
RCUT______
____________________________________________________________________________
____________________________________________________________________________
3. Change the test signal to the white on black cross hatch pattern as shown below.
4. Select the HPOS register and vary its value between 00 and 1F. Describe its effect on the
picture. What happens if you increase the register to 20?
HPOS______
____________________________________________________________________________
____________________________________________________________________________
5. Select the VPOS register and vary its value between 00 and 07. Describe its effect on the
picture. What happens if you increase the register to 08?
VPOS______
____________________________________________________________________________
____________________________________________________________________________
1-23
6. Select the HIT register and vary its value 5 steps above and below the recorded value.
Describe its effect on the picture.
HIT______
___________________________________________________________________________
____________________________________________________________________________
7. Select the VLIN register and vary its value 8 steps above and below the recorded value.
Describe its effect on the picture.
VLIN______
___________________________________________________________________________
____________________________________________________________________________
8. Select the WID register and vary its value 8 steps above and below the recorded value.
Describe its effect on the picture.
WID______
___________________________________________________________________________
____________________________________________________________________________
9. Select the STRH register and vary its value 8 steps above and below the recorded value.
Describe its effect on the picture.
STRH______
___________________________________________________________________________
____________________________________________________________________________
SUMMARY
Now that you have completed Lab 2, you should be able to use the internal video and audio test
signals, the self diagnostic feature, and the service registers for making adjustments.
END OF LAB 2
1-24
SECTION II
TUNER, IF/MTS/S.PRO MODULE
2-1
1. CIRCUIT BLOCK
H002 - IF/MTS/A.PRO Module MVUS34S
EL466L
H001
Main Tuner
VIF/SIF
Circuit
SAW
Filter
SIF
output
Sound
Multiplex
Circuit
A.PRO Circuit
RF AGC
C-IN
R-IN L-IN
TP12
Video output
TV
R-OUT
AFT output
TV
L-OUT
R-OUT
C-OUT
L-OUT (L+R)
-OUT
1-1. Outline
(1) RF signals sent from an antenna are converted into
intermediate frequency band signals (video: 45.75 MHz,
audio: 41.25 MHz) in the tuner. (Hereafter, these signals
are called IF signals.)
(2) The IF signals are band-limited in passing through a
SAW filter.
(3) The IF signals band-limited are detected in the VIF
circuit to develop video and AFT signals.
(4) The band-limited IF signals are detected in the SIF
circuit and the detected output is demodulated by the
audio multiplexer, developing R and L channel outputs.
These outputs are fed to the A/V switch circuit.
(5) A sound processor (S.PRO.) is provided.
2-2
Then, both are fed to the matrix circuit. At the same time,
each of the stereo pilot signal fH and the SAP pilot signal 5fH
is also demodulated to obtain an identification voltage. With
the identification voltage thus obtained and the user control
voltage are used to control the matrix.
The audio signals obtained by demodulating the sound
multiplex signal develop at pin 10 and 11 of HIC and develop
the terminals of 12 and 14 of the module.
MVUS34S
MPX
Out
TV
TV
DAC-out1
R-Out (SURR ON/OFF) L-Out
11
10
12
Stereo 0V
SAP 0V
Other 5V
Other 5V
13
14
DAC-out2
(RFSW)
15
OFF 0V
RF1
0V
ON
RF2
9V
9V
Note:
Of the mode selection voltages, switching voltages for STE,
SAP, MONO do not output outside the module.
They are used inside the module to control the BUS.
Output
OSD display
Broad- Switching
12 pin 14 pin
casted
mode
Stereo SAP
(R)
(L)
Stereo STE
SAP
MONO
Mono STE
SAP
MONO
R
R
L+R
L+R
L+R
L+R
L
L
L+R
L+R
L+R
L+R
Y
Y
Y
N
N
N
N
N
N
N
N
N
Stereo STE
+
SAP
SAP MONO
R
SAP
L+R
L
SAP
L+R
Y
Y
Y
Y
Y
Y
Mono
+
SAP
L+R
SAP
L+R
L+R
SAP
L+R
N
N
N
Y
Y
Y
STE
SAP
MONO
2-3
TA1217N
27 29 22 32 36
Lin
30
34
28
26 L out
BALANCE
Rin
30
Cin
TONE CONTROL
25 R out
Center
LEVEL
VOLUME
18 C out
10 W out
Win
Woofer
LEVEL
LPF
17
16
I/O
15
14
13
SDA 20
D/A
CONV
I C
SCL 21
16
17
18
R-in
C-in
L-in
19
20
21
22
23
31
24
L-out
24
23
25
22
19
26
27
R-out
9V
From From
A/V Dolby
From
A/V
2-4
12
SAP Ident.
11
STE Ident.
A/V PCB
VIF+MTS+S.PRO
MODULE
R 12
L 14
R
EQ
ER
VIDEO3
(FRONTINPUT)
6 R
5 L
11 L
13 R
8 L
9 R
VIDEO1
VIDEO2
FOR PIP
IF MODULE
QV01
L
AF
AG
15 L
17 R
From
Main
Tuner
VIDEO1
L 29
FromPIP
Tuner
R 31
PIP
OUTPUT
L 2
R 1
EN
AUDIO
PIP OUT
TP48E90 ONLY
(AUDIO)
VIDEO
OUTPUT
TERMINAL
VIDEO2
VIDEO3
ROUT 26
AS
R 35
L 37
AR
DSP
CIRCUIT
R L
VARIABLE
AUDIOOUTPUT
TERMINAL
Q601
VIF+MTS+A.PRO
MODULE
AI
AJ
Fig. 2-4
2-5
16 R
18 L
L OUT 24
WOUT 22
+
+
R
L
11
R
L
2. PIP TUNER
Lable
TUNER
SECTION
SAW
FILTER
VIF/SIF
CIRCUIT
Name
Lot No.
RF AGC
VIDEO
AUDIO
AFT
OUTPUT OUTPUT OUTPUT
Fig. 2-5
2-1. Outline
The PIP tuner (EL922L) consists of a tuner and an IF block
integrated into one unit. The tuner receives RF signals
induced on an antenna and develops an AFT output, video
output, and audio output.
The tuner has receive channels of 181 as in the tuner for the
main screen and it is also controlled through the I2C-bus.
As the IC for the IF, a PLL complete sync detection plus
audio inter carrier system are employed.
15
Terminal No.
Name
1
2
NC
32V
S-CLOCK
S-DATA
NC
ADDRESS
7
8
5V
RF AGC
9V
10
AUDIO
11
GND
12
13
AFT
NC
14
GND
15
VIDEO
Fig. 2-6 Tuner terminal layout
2-6
SECTION III
CHANNEL SELECTION CIRCUIT
3-1
2. OPERATION OF CHANNEL
SELECTION CIRCUIT
An 8 bit, Toshiba microcomputer (series TLCS-870) is
used within the television as ICA01.
Part number
TMP87CS38N-3152 or similar is employed.
With this microcomputer, each IC and circuit shown below
are controlled.
3-2
3. MICROCOMPUTER
one chip.
IIC device controls through I2C bus. (Timing chart : See fig.
3-1)
Pin 8, (LED) is used to source current and is an output
only.
For clock oscillation, an 8MHz ceramic oscillator is
used.
I2C has two channels. One is for EEPROM only.
A Self diagnosis function which utilizes the ACK
function of I2C is employed
Function indication is added to service mode.
Operation by remote control is possible, and controls
and adjustments can be made with no physical contact
is possible. (Bus connector in the conventional bus
chassis is deleted.)
Substantial self diagnosis function
(1) B/W composite video signal generating function
(inside micon, green crossbar added)
(2) Generating function of audio signal equivalent
to 1kHz (inside micon)
(3) Detecting function of power protection circuit
operation
(4) Detecting function of abnormality in I2C bus
line
(5) Functions of LED blink indication and OSD
indication
(6) Block diagnosis function which uses new VCD
and AV SW
SDA
SCL
1-7
Start
condition
Address
R/W
Ack
1-7
8
Data
Approx.180m S
9
Ack
1-7
DATA
9
Ack
Fig. 3-1
3-3
Stop
condition
TMP87CS38N3152 (QA01)
42
VDD
41
ACP
P32
40
NC
P42 (PWM2)
P57
39
GND
P43 (PWM3)
SDA0
38
SDA1
VDD
GND
BAL
P40 (PWM0)
P57
REM OUT
P41 (PWM1)
MUTE
SP MUTE
GND
IO
IICBUS
NC
P44 (PWM4)
SCL0
37
SCL1
POWER
P45 (PWM5)
(TC3)P31
36
SYNC AV1
LED
P46 (PWM6)
(RXIN)P30
35
RMT IN
NC
P47 (PWM7)
P20
34
SW IN
NC
10
P50 (PWM8/TC2)
RESET
33
RESET
SCL0
11
P51 (SCL1)
XOUT
32
XOUT
SDA0
12
IO
P52 (SDA1)
XIN
31
XIN
SYNC VCD
13
P53 (AINO/TC1)
TEST
30
TEST
NC
14
P54 (AIN1)
0SC2
29
0SC1
AFT2
15
P55 (AIN2)
0SC1
28
0SC2
AFT1
16
P56 (AIN3)
VD
27
VSYNC
KEY-A
17
P60 (AIN4)
HD
26
HSYNC
KEY-B
18
P61 (AIN5)
Y/BL
25
Ys
SGV
19
P62
24
BOUT
SGA
20
P63
23
GOUT
GND
21
VSS
22
ROUT
IIC
-BUS
Fig. 3-2
3-4
In/Out
Logic
Remarks
GND
BAL
INPUT BALANCE
Out
PWM out
REM OUT
REMOTE CONTROL
SIGNAL OUT
Out
4
5
MUTE
SP MUTE
Out
Out
DEF POW
POWER
Out
LED
Out
POWER LNB
Out
0V
10
11
LNB DET
SCL()
0V
In
Out
12
SDA()
13
SYNC VCD
H SYNC INPUT
In
In
In
In
0V
Out
14
15
AFT2 IN
16
AFT1
17
KEY A
UV MAIN S-CURVE
SIGNAL
LOCAL KEY INPUT
18
KEY B
In
19
SGV
Out
0V
20
SGA
Out
0V
21
VSS
POWER GROUNDING
0V
22
23
R
G
R
G
Out
Out
At display on:Pulse
At dispaly on:Pulse
24
Out
At dispaly on:Pulse
25
Y/BL
BL
26
HSYNC
In
Pulse
27
VSYNC
In
Pulse
28
29
OSC1
OSC2
DISPLAY CLOCK
DISPLAY CLOCK
Out
In
4.5MHz
Pulse
Pulse
30
TEST
TEST MODE
In
GND fixed
0V
31
XIN
SYSTEM CLOCK
In
8MHz pulse
32
XOUT
SYSTEM CLOCK
Out
8MHz pulse
33
RESET
SYSTEM RESET
In
5V
34
35
SW IN
RMT IN
IN
36
SYNC AV1
REMOTE CONTROL
SIGNAL INPUT
HSYNC INPUT
In
In reception of
remote pulse
Pulse
37
SCL1
Out
Pulse
38
SDA1
Pulse
39
GND
40
NC
41
42
ACP
VDD
Out
At dispaly on:Pulse
0V
NSYNC INPUT
POWER
In
AC pulse input
5V
3-5
5V
5. EEPROM (QA02)
EEPROM (Non volatile memory) has function which, in spite of power-off, memorizes the such condition as channel selecting
data, last memory status, user control and digital processor data. The capacity of EEPROM is 8k bits. Type name is 24LC08BI/
P or ST24C08CB6, and those are the same in pin allocation and function, and are exchangeable each other. This IC controls
through I2C bus. The power supply is common to the EEPROM and the main MICOM. Pin function of EEPROM is shown in
Fig. 3-3.
EEPROM(QA02)
Device address
GND
A0
Vcc + 5V
A1
NC
A2
SCL
Vss
SDA
I2C-BUS line
Fig. 3-3
6. ON SCREEN FUNCTION
ON SCREEN FUNCTION indicates data like channel, volume. Formerly, exclusive use of OSD IC was used, but in N5SS,
the OSD function is within the main microcomputer. Pin function concerning on-screen data generation is shown in Fig. 34. Oscillation clock of OSD is approx. 4.5MHz. 9MHz which becomes multiplied by two to become the dot clock i slocated
within the microcomputer. For oscillation, a coil TRF1160D (LA02) is used.
QA01
OSC2
29
OSC2
OSC OUT
OSC1
28
OSC1
OSC IN
VD
27
VSYNC
H. SYNC SIGNAL
HD
26
HSYNC
V. SYNC SIGNAL
Y/BL
25
Ys/Ym
24
BOUT
23
GOUT
22
ROUT
Fig. 3-4
3-6
COLOR SIGNAL
VG
QA02
MEMORY
24LC08B1/P
SDA
SCL
11
SCL 0
12
SDA 0
SDA 1
38
SCL 1
37
RMT
35
KEY-A
17
KEY-B
18
26
HSYNC
V. SYNC PULSE
27
VSYNC
RST
33
22
VDD
42
23
GND
24
VSS
21
25
YS/TM
REMOTE CONTROL
OUTPUT
RMT OUT
SOUND MUTE
MUTE
SPEAKER MUTE
SP MUTE
REMOTE
SENSOR
UNIT
SCL
HY01
H. SYNC PULSE
VIDEO SIGNAL
PROCESS CIRCUIT
H001
POWER
SUPPLY
CIRCUIT
SCL
Q501
VCD
TA1222N
POWER
SDA
ACP
41
27
LED
XIN
31
8MHz
XOUT
32
CLOCK
OSCI
28
6.1MHz
OSCO
29
CLOCK
SGV
19
SGA
20
SIGNAL
OUTPUT
SCL
28
H002
IF/MPX
MVUS345
SDA
Q701
C/C, EDS
XC144144P
DATA CLK
SCL
21
20
MAIN SCREEN
SYNC-AV1
36
SYNC DET.
AFT1 IN
16
AFT DET.
SYCN-AV2
13
AFT2 IN
DPC UNIT
QV01
AV SW
TA1218N
SUB SCREEN
SDA
SCL
SYNC DET.
26
27
DATA CLK
AFT DET.
QM01
QY04
DSP
SDA
PIP CONTROL
DATA CLK
6
Fig. 3-5
3-7
SCL
15
16
S15-1
S16-1
S15-2
S16-2
S15-3
S16-3
S15-4
S16-4
S15-5
S16-5
S15-6
S16-6
S15-7
S16-7
Function
Key No.
Function
SA-02
POWER
SA-01
DEMO START/STOP
SA-03
CH UP
SA-04
CH DN
SA-05
VOL UP
SA-06
VOL DN
SA-07
ANT/VIDEO, ADV
SA-08
MENU
3-8
1. PROCEDURE
(1) Press once MUTE key on the remote hand unit to
indicate MUTE on screen of the television.
(2) Press the MUTE key of remote hand unit again and
keep depressed while depressing the MENU key on
the front of the unit.
Table 3-2
Test Signal No.
Name of Pattern
Signal OFF
W/B
10
11
12
13
14
15
Black cross + G
3-9
Number of operation of
power protection circuit
BUS LINE: OK
BUS CONT: OK
BLOCK: UV
Communication check of
busline
V1 V2
QV01, QV01S
E
F
B
C
D
(3) To exit from the service mode, turn the power off via the front panel or remote control.
3-10
E
F
BUS LINE: OK
BUS CONT: OK
BLOCK: UV
Communication check of
busline
V1 V2
QV01, QV01S
C
D
Fig. 3-7
Table. 3-5
Item
Contents
BUS LINE
Instruction of results
Indication of OK for normal result, NG for abnormal
Indication of OK for normal result
Indication of failure place in abnormality
(Failure place to be indicated)
QA02 NG, H001 NG, Q501 NG, H002 NG
QV01 NG, Q302 NG, QY02 NG, HY01 NG
QD04 NG, QM01 NG, Q701 NG
BUS CONT
BLOCK: UV1
UV2
V1
V2
*Indication by color
Normal block
:Green
Non diagnosis block :Cyan
3-11
White
Yellow
Cyan
Green
Magenta
Red
Blue
<Troubleshooting method utilizing internal test signal> (VIDEO INPUT 1 terminal should be open.)
(1) With service mode screen, press VIDEO button on remote unit. If inner video signal can be received, QV01 and after are
normal.
(2) With service mode screen, press 8 button on remote unit. If sound of 1kHz can be heard, QV01 and after are normal.
* By utilizing signal of VIDEO input terminal, each circuit can be checked. (Composite video signal, audio signal)
3-12
NG
NG
OK
Check OSC circuit.
Replace QA01.
NG
Pulse output at pins 37 and 38 of QA01.
OK
Voltage check at pin 32 of QA01
(DC 5V)
NG
OK
Check reset circuit.
Replace QA01.
3-13
Key on TV
NG
Replace QA01.
NG
Replace QA01
No picture
NG
Check H001.
3-14
OK
NG
Pulse input at pins 5 and 6 of QA02
in memorizing operation.
OK
Check QA01.
Replace QA02.
Note: Use replacement parts for QA02.
No indication on screen.
NG
NG
OK
Check OSC circuit.
Replace QA01.
3-15
NOTES
3-16
SECTION IV
AUDIO OUTPUT CIRCUIT
4-1
1. OUTLINE
The main amplifiers and woofer output amplifiers use a
bipolar IC (TA8256H) and develop output powers of
10Wx2 + 13W.
2. THEORY OF OPERATION
2-1. Operation of TA8256H
The TA8256H is a modified version of the TA8128AH
which was used in the N4SS chassis as an audio ouput IC.
In the TA8256H, one channel has been added and up to 3
channels can be used. Performance for each channel is the
same as that of the TA8218H. Fig. 4-1 shows a block
diagram of the IC.
Vcc
25.5V
47m F
1m
47m F
RIPPLE FILTER
4k
Vcc
OUTPUT-2
AMP-2
30k
470m F
8
2.2W
3 PRE
GND
POW 10
GND
2.2W
(R)
F
12
AMP-3
R
R
0.12m F
RL (R)
350W
1m
RL (L)
0.12m F
350W
470m F
OUTPUT-3
2
4k
30k
(mute)
MUTING
(mute Tc)
1m
30k
4k
1
W
OUTPUT-3
350W
AMP-1
11
(S) or (W)
1000m F
2.2W
0.12m F
20kW
Fig. 4-1
4-2
RL (W)
SECTION V
DSP CIRCUIT
5-1
into left, center equally into left and right, and right into rightplaying a Dolby Stereo soundtrack over two speakers
reproduces the entire encoded soundtrack. There is but one
exception: the surround signal, though audible, is not
reproduced in its proper spatial perspective. When the first
home decoder was developed in 1982, its goal was to restore
this lone missing dimension.
Before we discuss decoders, it is necessary to see how the MP
Matrix encoder works. Referring to the conceptual diagram
in Fig. 5-1, the encoder accepts four separate input signals;
left, center, right, and surround (L, C, R, S), and creates two
final outputs, left-total and right-total (Lt and Rt).
Left
Center
Right
-3dB
Surround
-3dB
B.P.F
DOLBY NR
ENCORDER
Lt
+90 DEG
-90 DEG
+
Rt
4. DSP CIRCUIT
INPUTS
OUTPUTS
Lt
INPUT
BALANCE
CONTROL
Rt
R
C
LEVEL
CONTROL
Left
MASTER
LEVEL
CONTROL
C
Optional passive center signal
L-R
ANTIALIAS
FILTER
MODIFIED
B-TYPE NR
DECODER
DELAY SET
AUDIO
DELAY
7 kHz
LOW PASS
FILTER
Center
Surround
L+R
Right
From
A/V SW
QD08
Input Balance
QD02
DSP
Front Addition Circuit
QD01
Input Buffer
12
L 5
14
L
IN
10
8
R
6
10
L+S
L
Speaker
R
R-S
3
MATRIX 7
(L-R CIRCUIT) (L-R)
QD01
5-4
Q670
Front amp
LPF
QD01
L+R
LPF
Sycrone
(Super woofer)
QD02
VC
TO
A/D
CONT
Audio
Processor
(H002)
DIGITAL DELAY
Buffer
VL
D/A
LO
From Micro
computer
1 5
LPF 7
7
QD05
BUS
QD04
CONVERT
Buffer
VR
D/A
RO
8
QD06
LO
QD05
DQ06
7 3
LPF
1
Dolby NR
6
9
14
12
QD07
DQ02
Q640
Rear Amp
+S
L-R
L
Speaker
R
Direct Sound
Direct Sound
Sound Level
Initial Reflection
Sound
Reverberation Sound
Reverberation
Sound
:
:
Time
Fig. 5-4
Fig. 5-5
5-5
OFF
Control
DOLBY
SURROUND
THEATER
-VM (IN)
P-0
P0
P0
P0
P0
VL (LO)
VR (RO)
-
P0
P0~ -
P0
P0~ -
P0
P0~ --
P0
P0~ --
P0
VC (Echo)
M-6
M-10
M-8
GL1
P-4
M-2
M-2
P-2
M-6
P-4
P-10
P-12
P-6
P-16
4
5
P-12
-
M-10
-
UNIT
dB
6
7
8
GR1
P0
2
3
P0
P-18
P-2
P-6
P-4
M-2
M-6
P-8
P-8
M-10
P-8
8
T0 (Delay)
P-14
51.6
P-10
0
100.0
P-12
19.4
19.4
12.9
93.6
12.9
71.0
38.7
100.0
19.4
83.9
71.0
100.0
22.6
100.0
87.1
29.0
5
6
29.0
45.2
6.5
9.7
64.5
80.7
83.9
25.3
90.4
100.0
35.5
100.0
C0 (Filter)
1
5-6
msec
0.71875
0.59375
0.875
0.28125
0.40625
0.125
XD01
CD27
RD32
CD29
CD28
D01
RD33
QD03
11
XO
12
16
XI
/IC
Vss
C1
REFERENCE
VOLTAGE
GENERATION
CV
5
CD22
RD26
From
Input LPF
AIN
VM
A/D
CONVERTER
VC
LD01
TIMING GENERATION
AVDD
+B (5V)
C2
CD21
TO
CD20
DIGITAL DELAY
T8 T7 T6 T5 T4 T3 T2 T1
CD15
GL1
CH
GL2
GL3
5-7
Fig. 5-6
CD23
GL4
VL
2fs
GL5
/TI
6
GL6
D/A
CONVERTER
LO
7
DC26
To LPF Output
(For FRONT ch)
GL7
GL8
GL1
GL2
GL3
GL4
GL5
MICROCOMPUTER
INTERFACE
DIN AO SCI
VDD
15
From
14
VR
2fs
D/A
CONVERTER
Bus convert
(ICD04)
To LPF Output
(For REAR ch)
DC25
GL6
GL7
GL8
VSS
AVSS
10
13
RO
NOTES
5-8
SECTION VI
A/V SWITCHING CIRCUIT
6-1
1. OUTLINE
The A/V switching circuit selects the desired video and
audio signals from the various inputs. It is controlled by the
microcomputer through IIC bus.
2. IN/OUT TERMINALS
TUNER INPUT
EXTERNAL INPUT
OUTPUT
3. CIRCUIT OPERATION
This circuit consists of A/V SW IC; TA1218N (QV01), and
selects signals from U/V tuner (Main), U/V tuner (PIP),
E1, E2 and E3.
3-1. Composite Video Signal
The selected video signal is output to pin 38 of QV01, and
separated by comb filter into Y an C. The resulted signal
is input to pins 30 and 32 of QV01, and is output to pins 36
and 34 to be supplied to Q501 (V/C/D).
Video signal for PIP is output to pin 42 of QV01, and is
supplied to PIP unit (ZY01).
3-2. S-Video Signal
When a cable is connected to S-VIDEO terminal, inner
switch of S-VIDEO terminal is shorted to ground to turn off
the transistor (QV05 for VIDEO1 input) for S-VIDEO
terminal detection. Then chroma input terminal (Pin 14 for
VIDEO1 input) of QV01 turns on.
6-2
AV SW CIRCUIT
HY01
PIP TUNER/IF
H002
IF/MTS/A. PRO
A
EQ
A
DSP
QV01 TA1218N
L/R in
18
C in
17
R in
16
S in
15
QA01
SYNC in
SYNC OUT
26
L in
PIP TV in
28
14
C in
PIP L in
29
13
R in
Y in
30
Y out
12
S in
PIP R in
31
V in
11
L in
C in
32
C out
10
V in
R in
C out
34
L in
R out
35
V in
Y out
36
R in
L out
37
L in
V out
38
PIP R out
PIP L out
VIDEO 3
VIDEO 1
VIDEO 2
PIP AUDIO
OUT JACK
COMB
FILTER
C in
Q501
Y in
PIP
PIP V out
TP48E90 ONLY
A/V OUT
JACK
Fig. 6-1
6-3
42
V in
NOTES
6-4
SECTION VII
VIDEO PROCESSING CIRCUIT
7-1
1. OUTLINE
This circuit converts and amplifies video signal (Luminance
and chroma signals) separated into Y/C, to original color
signal, and is supplied to CRT Drive circuit.
2. SIGNAL FLOW
Signal flow chart is shown in figure 6-1 Block diagram.
(1) Luminance signal is input to pin 15 of Q501, and enters
into delayline inside Q501 to be output to pin 4.
(2) Chroma signal is input to pin 13, and I/Q signal which
is demodulated in color, is output to pins 5 and 6, and
next supplied to pins 51 and 52.
(3) The signal is processed on luminance and chroma
signals, and is converted to original color signal (R,G,B)
3. CIRCUIT OPERATION
All processing operation of video signal are done inside
Q501. The outline of Q501 (TA1222N) is explained in the
next section. Here, major terminals excepting input/output
terminals of Q501 are described.
Table 7-1
Pin No.
Name
Description
Pin 1
CW output
3.58MHz synchronized with burst is output. This is used for clock of comb filter.
Pin 10
Xtal 1
Pin 11
APC filter
Pin 18
SYNC
Pin 30
HD
Terminal for output of HD pulse syncronized with horizontal sync., and for input
of black expading mask pulse. It is used for timing pulse of OSD, C.C (Closed
Caption) in micro- computer.
Pin 32
Ys
Pin 45
ABL
Pin 47
Ym
Pin 49
APL DET
Pin 50
BLACK DET
Pin 54
COL
Pin 55
DAC1
7-2
NOTES
7-4
SECTION VIII
V/C/D/IC
8-1
1. OUTLINE
This IC enables more precise picture setting than that of former IC (TA8845N) by means of large scale employment
of IIC bus, and reduces many peripheral components by containing filters inside.
The main features (comparing TA8845) are as follows.
Former/TA8845N
TA1222N
External constant
BUS control
External constant
BUS control
External constant
BUS control
External constant
BUS control
Former/TA8845N
TA1222N
Apa-con DL inside
Inside
* Chroma TO/BPF
External
Inside
External
Inside
External
Inside
* Y-DL
Former/TA8845N
TA1222N
External
Inside
External
Inside
External
Inside
* AFC 2 filter
External
Inside
8-2
5. LOW COST OF IC
* Involving peripheral components inside > Down sizing of chip > Newly employment (NPN Tr area ratio to former
: -25%) of miniature process (PLAS-1 S process)
* Involving peripheral components inside>Increasing of power consumption>2 power supply system (5V / 9V
used)
* Involving peripheral components inside > Reducing of number of elements > Employment of new circuit
(1) Reducing of gate (change of preset method) of register for IIC decoder
(2) Reducing of DAC elements (employment of rudder type DAC + temperature compensation circuit)
(3) Deletion of chroma CW, ACC (employment of 90 degree shift phase circuit with automatic adjustment)
8-3
3'5" VCD
BLK/AFC IN
BENDING
CORRECTION
20
21
25
24
19
H. out
AFC1
17
Daf vCC
SYNC IN
22
23
V. Sep 16
PHASE DET
<APC-1>
V. SEP
32 FM VCO
H. BLK
H.
COUNT DOWN
H.
PARABOLA
PHASE DET
<APC-2>
H. PHASE
SHIFT
H. DRIVE
H. DUTY
SW
Y.
COUNT DOWN
Y.P OUT
31 VER OUT
SYNC
OUT
V.
SYNC SEP
18 SYNC OUT
27 SDA
Y IN
SYNC CHIP
CLAMP
15
DELAY
LINE
FDC TRAP
SW
D/A
CONVERTER
REGISTER
I2C BUS
DECODER
DELAY LINE
DELAY LINE
SW
26 GND
19 SCL
BPF
CHROMA IN
SW
13
Y1 OUT
TOK
29 GND
GND
GND
34
ACC AMP
TOF
ACC DET
SUB
COLOR
SW
GAMMA
CORRECTION
BLACK
LEVEL COR.
BLACK
STRETON
Y. CLAMP
53 Y2 OUT
B.C
RESTORE
A.P.L DET
BLACK
PEAK DET
WHITE
PEAK DET
30
SHARPNESS
DELAY LINE
HPF
TM AMP
VM MUTE
28 VM OUT
SHARPNESS
CONTROL
T. NR AMP
SUB CONT
UNI COLOR
VCC
9V
12
(88)
BLACK PEAK
HOLD
39 APL DET
APC FILTER
11
APC DET
P/N IDENT
BET
CHROMA
BLK
X tal-1
(3.58MHz)
10
CHROMA
VCO
CW
MATRIX
CHROMA
DEMOD.
FILTER
AUTO ADJ
LPH
FSC TRAP
X tal-2 (PAL)
I IN
51
Q IN
VCC
(98)
X tal-3 (PAL)
52
S
R
T
WPS
HALF TONE
CLAMP
26
5
Q OUT
Y OUT
33 B IN
IQ/UV
CLAMP
FRESH
COLOR
IQ UV
CONVERT
SW
UNI COLOR
COLOR
TINF
DELAY
TIME
AXIS
G-Y MATRIX
CLAMP
HALF
TONE
COLOR
PEAK DET
CDE
COLOR
GAMMA
RGB
BRIGHT
CLAMP
CONTRAST
34 G IN
35 R IN
YS SW
36 OSD Ys IN
37 OSD B IN
CLAMP
OSD AMP
38 OSD G IN
39 OSD R IN
SECAM
CONTROL
COLOR
SYS IDENT
DAC 1/2
CW OUT
1H DL
CONTROL
S.C.P
OUT
HD OUT
EXT EFP IN
SW
PEAK
ACL DET
ABCL AMP
DRIVE
CLAMP
BLK
CUT OFF
RGB OUT
POWER OFF IN
YM SW
30
HD OUT/BLACK
EXPAND MATRIX
SCP OUT
(SAND CASTLE)
1H DL CONTROL
(FOR PAL)
SECAM CONTROL
(FOR SECAM)
56
CW OUT/
COLOR IDENT.
DAC 2
RGB
MATRIX
HI BRIGHT
COLOR
47
8-4
46
44
41 42 43
R OUT
55
B OUT
DAC 2
G OUT
54
YM IN
COLOR LIMITER
YS SW
22 Ys IN
25 ABL IN
SECTION IX
PIP MODULE
9-1
B-Y OFFSET
R-Y OFFSET
TINT
RY54 RY55
RY50
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
PIN
I/O
NAME
PIN
I/O
YS
5V
NC
10
GND
GND
11
VD
12
HD
4V
0V
NAME
350m S
4.2V
0V
4.8V
R OUT
4.1V
3.0V
4.8V
G OUT
1m S
13
4.1V
I/O
10m S
4.2V
6V
SCL
Or
-0.9V
B OUT
GND
4.8V
4.1V
4.8V
PIP VIDEO
2.8V
9-2
14
I/O
SDA
15
NC
B CHASSIS
0V
C CHASSIS
PMUS02H
<BLOCK DIAGRAM OF PIP MODULE>
RY55 RY54
PIP VIDEO
8
R OUT
36 VIDEO
IN
B-Y 14
OUT
51 BI
BO 67
R-Y 13
OUT
49 RI
RO 65
47 YI
YO 64
9-3
Y-OUT 12
HD 10
VD 11
QY01
m PC 1832GT
(PIP V/C/D)
VD
11
HD
12
SLICE
WAVE FORM
MODULATION
78 HDCN
HDPN 18
76 VDCN
VDPN 16
QY03
TC9083F
(PIP PROCESSOR)
19 B-Y
IN
18 R-Y
IN
16 YIN
R OUT 23
4
G OUT
G OUT 24
5
B OUT
B OUT 25
QY01
m PC1832GT
(PIP V/C/D)
NOTES
9-4
SECTION X
SYNC SEPARATION, H-AFC,
H-OSCILLATOR CIRCUITS
10-1
Sync
input
Composite
video
signal
17
H sync siganl
Q501
H. V SYNC
SEPARATION
CIRCUIT
V SYNC
SEPARATION
CIRCUIT
WAVEFORM
SHAPEING
CIRCUIT
Pedestal Level
D
B
10-2
V sync signal
(Reset pulse)
SYNC SEPARATION
CIRCUIT
PHASE DETECTION
CIRCUIT
32 x fH
VCO
AFC II LOOP
H COUNT DOWN
(DIVIDING)
PHASE DETECTION
CIRCUIT
AFC I LOOP
FBT PULSE
(AFC PULSE)
10-3
H DRIVE
H OUTPUT
CIRCUIT
H Vcc
SYNC
IN
2VP-P
17
20
21
SYNC
SEPARATION
CIRCUIT
H AFC I
CIRCUIT
32 x fH
VCO
3. H OSCILLATOR CIRCUIT
H COUNT
DOWN
3-1. Outline
A 503 kHz (32 x fH) voltage controlled type oscillator with
a ceramic oscillation element is used to generate a clock
pulse and the clock is counted down, thereby obviating the
need of adjustments for both the H and V deflection process
circuit.
H AFC II
CIRCUIT
TA1222N
Fig. 10-4
10-4
(3)
(4)
(5)
32 x fH VCO
V sync
signal
V WAVEFORM
SHAPE
CIRCUIT
32fH
X 1/8
Reset
pulse
(2)
High
Low
Low
High
AFC voltage (V)
Fig. 10-5
4fH
fH
X 1/4
V
COUNTER
10-5
H OUTPUT
V OUTPUT
NOTES
10-6
SECTION XI
VERTICAL OUTPUT CIRCUIT
11-1
1. OUTLINE
As can be seen from the block diagram, the sync circuit and
the V trigger circuit are contained in Q501 (TA1222N), and
the sawtooth generation circuit and amplifier (V drive circuit)
contained in Q302 (TA8859AP). The output circuit and
pump-up circuit circuits are included in Q301 (TA8427K).
DPS CIRCUIT
Q302 TA8859AP
Q501 TA1222N
SYNC
CIRCUIT
V. TRIGGER
Q301 TA8427K
SAM TOOTH
WAVE GAIN
CIRCUIT
PUMP-UP
CIRCUIT
AMP
OUTPUT
LOGIC
CIRCUIT
Microcomputer
DEFLECTION
YOKE
S: Switch
Vp
Differential
amplifier
L
A
C2
V1
R1
C2
c
V2
R2
R3
Fig. 11-2
11-2
2. V OUTPUT CIRCUIT
2-1. Actual Circuit
D309
C322
+9V
R308
C308
D308
R329
15
+35V
D301
14
31
Q302
Q301
R303
FEEDBACK
Q501
C313
L301
2
C321
R320
C307
R307
R301
13
R336
L462+L463+L464
R306
C309
C314
C311
C306
R313
R330
C305
R304
C319
+27V
R305
Fig. 11- 3
5Vp
DC=0V
13
WAVEFORM
SHAPE
TRIGGER
DET.
PULSE
GAIN
V. RAMP
AGC
14
15
16
Q302
+
R329
Fig. 11-4
11-3
C321
C322
C323
2-3. V Output
and supplies a sawtooth waveform current to a deflection
yoke. Q3 turns on for first half of the scanning period
and allows a positive current to flow into the deflection
yoke (Q3 DY C306 R305 GND), and Q4 turns
on for last half of the scanning period and allows a
negative current to flow into the deflection yoke
(R305 C306 DY Q4). These operations are
shown in Fig. 11-5.
C308
50V
V3
D308
27V
Q301
6
GND
D309
Q3
V7
27V
GND
BIAS
CIRCUIT
V2
50V
Q2
Q4
R308
DY
+
C306
GND
Q3 ON
R305
GND
1
Q4 ON
Vce 1
Q4
GND (d) Deflection yoke current i1+i2
Q2
i2
Vp
Vcc
1/2 Vcc
GND
(a) Basic circuit
11-4
(e)
Scanning period
Flyback period
D301
D301
C308
C308
D308
D308
Q301
Q301
3
D309
3
D309
R308
Q3
VR
Switch
Switch
Q3
D1
D1
First half
L462+L463+L464
L462+L463+L464
2
Q4
+
C306
R308
Q4
+
C306
R305
R305
Last half
(a) Scanning period
Fig. 11-8
11-5
11-6
Q301
2
DPC CIRCUIT
L462+L463+L464
VERTICAL DEFLECTION COILS
Q350
C350
V-NF
9V
R354
R352
C306
R305
0.82
12V
D350
Q351
D354
BLANKING
CIRCUIT
Q353
R350
D353
V-STOP
Fig. 11-9
Volttage Across
R305
Q340 VBE
Q350 BASE
12V-VBE (Q341)
Q351 Collector
Fig. 11-10
11-7
C303
R370
R327
+35V
C310
R372
D302
FBT
pin 6
R371
C370
D421
UZ22BSD
Q370
2SA933SQ
D370
UZ11BSB
R373
R375
C371
R374
Fig. 11-11
11-8
To pin 14 (GATE)
of Z801
SECTION XII
HORIZONTAL DEFLECTION CIRCUIT
12-1
1. OUTLINE
The H deflection circuit works to deflect a beam from left to
right by flowing a sawtooth waveform of 15.734 kHz into the
DY H deflection coil.
R432
Q430
D431
Q501
R433
D430
BB81
81
81
BB80
SIGNAL
22 H Vcc
L400
C431
12-2
C430
On period
OFF period
+
t Input waveform (b)
Forward
current
ib
0
V
Reverse
current
-
Falling
time
(a)
Storage
time
Fig. 12-2
12-3
Merit:
The base current can be precisely controlled without
being affected by variation of pulse width which is
caused by the horizontal oscillator circuit and the drive
circuit.
Demerit:
Base-emitter forward current flowing into the horizontal
output transistor is susceptible to on-period variation of
the drive transistor.
Demerit:
It is difficult to flow a reverse bias current to the horizontal
output transistor to eliminate its storage carrier for transient
period of on to off period for the horizontal output
transistor.
H output
H output
H driver
H driver
H OSC
H OSC
ON
(OFF)
+B
ON
(OFF)
ON
(OFF)
+B
Fig. 12-4
Fig. 12-3
12-4
ON
(OFF)
Q501
22
H. Vcc
T401
H drive
transistor
C417
C431
R415
Q1
R411
23
2
R410
Q404
H output
transistor
C413
Q402
H drive
transistor
V1
V2
R416
0V
C416
+125V
9V
VCP
0V
Q402
OFF
Fig. 12-5
12-5
Q402
ON
HV
10
5
T461
FBT
S-charactor
capacitor
3
Q404
H output
(With damper diode)
T401
H drive
transformer
IC501
R415
Deflection yoke
(H coil)
1
C440
L462 L463
C343
C444
H. out
C418
TP-33
Q402
H drive
D461
C423
R441
BB81
Q1
23
H
linearity
coil
C463
83
R411
R410
C417
C467
D443
To High Voltage
Regulator Circuit
+
R416
Resonat
capacitor
C464
+
To DPC output
SIGNAL
PCB
DEF/POWER PCB
L441
L461
C413
C416
125V
Diode modulator circuit
Fig. 12-6
12-6
L464
D444
D
Damper
diode
Co
L
Deflection
yoke
Resonant
capacitor
4. t3~t4:
Since the charged energy in the resonant capacitor discharges
through the deflection coil, the deflection current increases
in reverse direction, and voltage at the capacitor gradually
reduces. That is, the electrostatic energy in the resonant
capacitor is converted into a electromagnetic energy in this
process.
Vcc
b
SW1
SW2
Co
5. t4:
When the discharge is completed, the voltage reduces to
zero, and the deflection current reaches maximum value in
reverse direction. The t2~t4 is the horizontal flyback period,
and the electron beam is returned from right end to the left
end on the screen by the deflection current stated above. The
operation for this period is equivalent to a half cycle of the
resonant phenomenon with L and C0, and the flyback period
is determined by L and C0.
Vcc
Fig. 12-7
12-7
t1
6. t4~t6:
For this period. C0 is charged with the deflection current
having opposite polarity to that of the deflection current
stated in "3.", and when the resonant capacitor voltage
exceeds VCC, the damper diode D conducts. The deflection
current decreases along to an exponential function
(approximately linear) curve and reaches zero at t6. Here,
operation returns to the state described under "1.", and the
one period of the horizontal scanning completes. For this
period a left half of the screen is scanned.
In this way, in the horizontal deflection scanning, a current
flowing through the damper diode scans the left half of the
screen; the current developed by the horizontal output
transistor scans the right half of the screen; and for the
flyback period, both the damper diode and the output transistor
are cut off and the oscillation current of the circuit is used.
Using the oscillation current improves efficiency of the
circuit. That is, about a half of deflection current (one fourth
in terms of power) is sufficient for the horizontal output
transistor.
TR
base voltage
TR
base current
TR
collector
current
D
damper
current (SW2)
Switch
current
(TR, SW1)
t2 t3 t4 t5
0
0
Resonant
capacitor
current (Co)
Deflection
current (Lo)
TR
collector
voltage
Fig. 12-8
12-8
t6
Amplitude Correction
To vary horizontal amplitude, it is necessary to vary a
sawtooth wave current flowing into the deflection coil.
These are two methods to vary the current; a method which
varies LH by connecting a variable inductance L in series with
the deflection yoke, and a method which varies power supply
voltage (across S-character capacitor) for the deflection
yoke.
As the DPC circuits is used in the this chassis, the later
method which varies the deflection yoke power supply
voltage by modifying the bus data is used.
t2
t1
t1
t2 = t1
q 2< q 1
t2
(b)
Fig. 12-9
Cs
TR
Co
LH
Deflection coil
Vcc
Slow deflection
(d) Synthesized current
Fig. 12-10
12-9
t2 > t1
q 2= q 1
(a)
LH
TR
FBT
LH
Deflection
coil
Co
TR
Co
LI
L
iH
Li
Cs
Vcc
Cs
S-character
capacitor
(b) Deflection coil current
Deflection coil current
(iH)
(b) Sawtooth wave current
Resistance of LH
Characteristic of D
0
(Left)
Fig. 12-12
(Right)
(Left)
(Right)
Current (A)
12-10
9V
Q501
R375
Q362
Q361
R367
R360
R OUT 43
R364
G OUT 42
Q360
R365
R378
B OUT 41
R368
R366
24
EHT
Bending correction
terminal
R369
C360
Integration
C415
BB91
93
Receiving Board
Power, Def board
9V
R481
200V
R483
D406
R478
C481 Inversion
3 T416
C475
Q470
D470
R482
R484
White peak
Bending by white peak
12-11
D474
C466
4-3. H Blanking
4-3-1. Outline
The H blanking circuit applies a blanking precisely for the
horizontal flyback period so that undesirable pictures folding
does not appear at screen ends.
This unit allows the users to adjust an horizontal amplitude
adjustment, so, picture quality at screen ends will be improved.
This is one of the purposes of the blanking circuit.
Q487
ON period
D486
Slice level
0V
Approx.
-17V
Waveform at
point
AFC Pulse
Fig. 12-14
Q901
+27V
Q903
D912
Q905
D913
Point A
T461 (FBT)
AFC
Q487
C493
7
R405
164
P903
CRT-D DCB
164
R410
R409
D914
R906
C492
P405
D486
R417
Deflection/Power PCB
Q489
D487
C449
AFC
R438
R445
Q488
V blanking
D441
Fig. 12-15
12-12
V circuit
Defletion circuit
CRT-D Circuit
-12V
P310B
P310A
P405
200V
R389
R390
Q340
R347
VL
VL
VQ
VQ
Q341
D340
R391
D341 R392
Z801
14 GATE
PROTECTOR
16
Fig. 12-16
12-13
C340
AFC
blanking
Heater
+12V
R448
C303
Auxiliary
winding
CRT
anode
10
+27V
C447
D408
D302
C310
R327
Focus Pack
6
C460
D460
R469
-27.5V
5
D406
R443
+210V
Primary
winding
3
C446
+125V
R444
C448
1
ABL
Q404
T401
C463
H deflection coil
L462/L463/L464
L441
1000VP-P
R441
0
C423
1H
(15.75KHz)
Fig. 12-17
12-14
5-1-1. +210V
For the flyback period, pulses are stacked up to DC +125V
with FBT, and the voltage is rectified by D406 and filtered by
C446.
+125V
Fig. 12-18
5-1-3. -27V
As a power for the DPC circuit, a negative pulse signal is
rectified by D460 and filtered with C460, thus developing the
-27V.
10
4
7 +35V
6 For +12V
2
Fig. 12-19
Picture
tube anode
Picture
tube capacitor
Primary
D
EH
D
Stacked
pulse of
4 block
EO
B
Auxiliary
Pulse
B
A
1H
15.735KHz
ABL
Fig. 12-20
12-15
Flyback
pulse
63.5m s
AC
0
AC
0
11m s
Reference
wave
45 KHz
20m s
1
1
=
= 45KHz
22m s 22x10-5
Harmonics
15 times
675 KHz
Tuned
waveform
(In case of 3X)
Hight
voltage
Focus
current
12-16
Hotizonal
output
ANODE
FBT
DY
125V
PW output
-27V
Fig. 12-22 Basic circuit for high voltage regulator emplyed in the unit
12-17
VCP1 =
Horizontal
output
VCP =
+B
CS
C2
VCP
C1+C2
D1
C2
VCP2 =
FBT
LP
C1 LH
C2
VCP
C1+C2
B
D2
C3
Q1
C2
VCP2
C1+C2
High voltage
Reg.
output amp
Fig. 12-23
VCP 1
VCP 2..
Fig. 12-24
12-18
6-1-3. Actual
Fig 12-25 shows the actual circuit used in the unit.
A resonant capacitor C0 is also split into two capacitors C443
and C444 in this circuit. The high voltage regulator cirucits
is structured by splitting the C443 to two capacitors of C443
and C448.
Here, assume a high voltage increases and the detection
voltage ED obtained by dividing the high voltage also
increases in proportional to the high voltage. This makes the
voltage ED increase at pin 7. (The voltage is impedance
transformed by a voltage follower circuit consisting of op
amplifier Q483 at pin 7.)
The voltage ED and a 9V reference voltage developed by a 3terminal regulator Q420 are compared. When the ED increases,
the voltage at pin 2 of Q483 differential amplifier also
increases, and the base current IB of the high voltage
transistor Q480 increases.
FBT
Horizontal
output
Q404
C443
C440
L462
C444
EH
-27V
CS
R460
125V
R466
R435
C467
D461
Q462
R461/R469
L461
R463
R455
ED'
Q460
C482
Q483
C464
R454
D443
ED
R451
R453
R452
R489
D444
C418
C419
Q480
R434
R431
R492
R450
3
R488
R490
Q420
C483
R494
R439
R487
12-19
9V
5V
Z801
15
12V
MICOM
QA01#7
R9
R10
R25
Tr10
Tr7
Tr9
T461
R472
9
D471
RB30
R21
RELAY
SR81
Tr6
R26
R20
16
Tr5
R12
C471
R22
D3
Q843
ED
13
ZD6
C1
QB30
R11
12
+
C474
12-20
R470
To T461
MAIN B
R471
R479
5V
C472
15
MICON
QA01#7
R9
ZD4
RB30
R10
RELAY
SR81
16
R16
Tr7
Tr8
R14
Q843
R15
D1
Tr6
QB30
R12
C1
Tr5
R11
Z801
PROTECTOR MODULE
17
12-21
NOTES
12-22
SECTION XIII
DEFLECTION DISTORTION
CORRECTION CIRCUIT
(DPC Circuit)
13-1
1. DEFLECTION DISTORTION
CORRECTION IC (TA8859P)
(3)
(4)
(5)
(6)
(7)
(8)
1-1. Outline
The deflection distortion correction IC (TA8859AP), in
combination with a V/C/D IC (TA1222N) which has a V
pulse output, performs correction for various deflection
distortions and V output under I2C bus control. All the I2C
bus controls are carried out by a microcomputer and can be
controlled with the remote control.
(9)
1-2. Functions and Features
The IC has functions of V RAMP voltage generation, V
amplitude automatic switching (50/60 Hz), V linearity
correction, V amplification, EHT correction, side pincushion
correction, I2C bus interface, etc. and controls following
items through the I2C bus lines.
(1) V amplitude
(2) V linearity
(10)
(11)
(12)
V S-character correction
V picture position (neutral voltage setting)
V M-character correction
V EHT correction
H amplitude
L and R pin-cushion distortion correction I (entire
area)
L and R pin-cushion distortion correction II (corner
portions at top and bottom)
H trapezoid distortion correction
H EHT correction
V AGC time constant switching
+12V
V. Trigger-in
13
Waveform
Shape
Trigger
Det
V. M-Character
Correction
14
15
16
Puise
Gen.
V. Rame
AGC
V. S-Character
Correction
V. Linearity
Correction
V. AGC Time
Constant SW
Control Through
Bus
H. Trapezoid Distortion
Correction
L-R Pincushion
Distortion Correction I
L-R Pincushion
Distortion Correction II
(Top & Bottom Comer Section)
V. Amplitude
Adj.
10
Logic
V. Screen
Position
12
V. EHT
Correction
H.EHT
Input
H.EHT
Corrction
H. Amplitude
Adj.
EHT INPUT
EW Feedback
V Drive V. Feedback
2 EW-Drive
Fig. 13-1
13-2
A
FBT
LDY
H
OUT
DD
Cr
VB
Cs Vs
0
a) Waveform at point A
B Lm
Q460 Vm
DM
Crm
Csm
b) Waveform at point B
Fig. 13-2
Fig. 13-3
VB
VS
Fig. 13-4
13-3
3. ACTUAL CIRCUIT
In the actual circuit, the resonant capacitor is split into two
as shown in Fig. 13-7. One, C440, is inserted between the
collector of the H. OUT transistor and ground. The second
one, C444, is inserted between the collector and emitter. In
Fig. 13-5, C440 is expressed as C1 and C444 as C2, and the
resonant current path for the flyback period is shown by
arrows.
FBT
IP2
IP1
C1
IH
LDY
H.
OUT
IY1
IY
CS
IP
VS
C2
VB
Lm
C3
IP2
Csm
IY1
Fig. 13-5
VB
VS
Fig. 13-6
13-4
Vm
VA
lP
IY
H.OUT
FBT
LDY
Cs
IP1
VB
VB
C2
IP2
LM
IM
C1
lP
IY
IY2
Cs
IDC
DM
+
VB
VB
CSM
IM
LM
IDC
CSM
Fig. 13-7
Fig. 13-9
Voltage & current waveform in H period.
IY
VA
IM
0
IY
VA
IM
0
IDC
VB
0
IDC
VB
Fig. 13-8
C1
C2
C3
C1: IY1+IP1
C2: IY2+IP2
C3: IP2-IY1-IM
Fig. 13-10
13-5
VA
VA
L.O.P.T
LDY
LDY
IP2
IP1
FBT
IY
IP
C2
C1
IY
DD
CS
CS
IY2
IY1
VB
C3
IM
VB
VB
LM
IM
DM
IDC
VB
LM
IM
CSM
CSM
Fig. 13-11
Fig. 13-13
IY
VA
IM
VA
IDC
VB
C1
C2
IM
0
IDC
VB
C1: IY1+IP1
C2: IY2+IP2
Fig. 13-14
C3
C3: IP2-Iy1-IM.
Fig. 13-12
13-6
SECTION XIV
CLOSED CAPTION/EDS CIRCUIT
14-1
1. OUTLINE
The CC (Closed Caption) and EDS (Extended Data
Services) circuits extract data from from the incoming
video signal and decode them to generate displayable text
information. Major features of the CC/EDS circuit found in
the TG1-C chassis are as follows:
(1) All decoding performed in 1 chip
(2) Capable of processing field 2 data ( CAPTION 3, 4
TEXT 1, 2 EDS) as well as field 1 data ( CAPTION 1,
2 TEXT 1, 2)
(3) Display of text mode extended from 8 rows to 15 rows.
(4) 64 extended characters to handle Spanish and the like.
(5) Background attribute capability (8 colors + transparent)
10_500.5m s
4.150.1m s
33.764m s
12_910m s
0.12m s
b1
10.076m s
b3
b2
b5
b4
P
P
b7 A b1
b3
b5
b7 A
b6
b2
b4
b6
R
R
I
I
T
T
Y
Y
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
14-2
20m s
3. DISPLAY FORMAT
The character display area of caption mode and text mode
consists of 32 characters x 15 rows as shown in Fig. 14-2.
On the front and back of each row, 1 character blank area is
respectively added. In caption mode, up to 15 rows can be
displayed at the same time. Characters viewed while in text
mode are displayed in a black rectangular box of 34
characters x 15 rows. EDS display format is shown in Fig.
14-3. CC or EDS can be displayed only when data of that
type has been transmitted.
SCREEN
LINE 43
ROW1
ROW15
LINE 237
32 CHARACTERS
(Green)
(White, Slant, Unerline)
(Cyan)
Network Name
Call Letters
(Green)
Time In Show
(Cyan)
Program Name
Prog. Length
Prog. Type
(Cyan)
(Yellow)
Program Description (4rows)
(Character background:black)
14-3
4. CIRCUIT OPERATION
A block diagram of the CC / EDS circuit is shown in Fig. 144, and block diagram of QM01 is shown in Fig. 14-5.
The video signal which is input to pin 9 of UM01 is changed
to 1 Vp-p signal which is band-limited to 600kHz by the
input circuit, and it is supplied to pin 7 of QM01.
Inside QA01, line 21 signal information is extracted from
the input video signal, and is recovered on clock and data.
Recovered data is decoded by the command processor and
converted to a display signal of R, G, B, Ys in Output Logic
section.
The display signal is output at pins 18, 2, 3 and 17 in the
CMOS level of positive polarity. The display output and
OSD are switched by QR01 in UM01, and the selected
signal is sent to the V/C/D IC.
When CC/EDS and OSD are displayed concurrently, OSD
has the highest priority.
H. sync signal with negative CMOS level is input to pin 5
of QM01. This signal becomes the standard signal of a PLL
circuit in the IC. The loop filter for the PLL circuit is
connected to pin 9. QM01 is controlled by the I2C bus
connected to pins 14 and 15.
14-4
Q501 V/C/D
Video
in
14-5
V-AV EH
LPF
ATT
VIDEO
HIN
HD
INVERTER
11
30 HD OUT
12
31 VP OUT
36
OSD YS
37
OSD R
38
OSD G
39
OSD B
VD
VIN 13
QA01 uCOM
SCL1 37
SCL1
SCL2
SDA1 38
SDA1
SDA2
SCK
SDA
BOX 17
2 1A
13
15 SCK
R 18
5 2A
14
14 SDA
3 3A
14 4A
1 A/B
1Y
2Y
3Y
4Y 12
OSD-YS
R 22
G 23
B 24
OSD-R
OSD-G
OSD-B
18
3 1B
19
6 2B
20
10 3B
21
13 4B
Ys OUT
R OUT
G OUT
B OUT
+5V
12
IC XC144144P
VDD
Sllced Data
Data MOD
&
XFR BUF
Data Recovery
Data Sllcer
DLCK
COMP Video
7
Clamp
Sllce Level
Display
RAM
SYNC Sllcer
CSYNC
Timing Logic
COMP SYNC
Command Processor
and
CHAR
ROM
Decoder Control
Vertical CTR
And Control
13
VIN
Horizontal
Counter
R
Output
Logic
Phase/
Freq
DET
Loop
FIL
PFD
HIN
Loop
Filter
9
LPF
G
B
SDO
SDA
SCK
SEN
DOT CLK
SMS
14-6
Data CLK
Recovery
VCO
Vss
AVSS
11
4 15 14 16
I2C
+5V
NC
Box
18
2
3
17
SECTION XV
DIGITAL CONVERGENCE CIRCUIT
15-1
1. OUTLINE
2-2 Circuit Operation
(1) When power is applied to the set, C711 resets the unit.
Vertical (VD) and horizontal (HD) sync signals are
applied to Q701 and Q707. These signals lock the PLL
(Q707) to 32 MHz, which is counter down in Q701 to
provided the clock.
(2) Q701 down loads the data in Q713 to RAM.
(3) Q701 processes the data, and sends it in serial form to
the D/A converters (Q703, Q704, & Q705).
(4) Onced processed, the comvergence wave forms are
amplified by Q715, Q717, and Q719.
(5) Next, the waveforms are filtered before they are output
from the digital convergence board.
2. CIRCUIT DESCRIPTION
2-1 Configuration
Figure 15-1 shows the circuit block diagram for the digital
convergence board. The digital convergence circuit consists
of the convergence processor (Q701), the PLL circuit
(Q707), the E2PROM memory (Q713), D/A converters
(Q703, Q704, & Q705), and pre amplifiers (Q715, Q717, &
Q719).
Convergence waveforms from the D/A converters are
amplified and shaped by Q715, Q717 and Q719, filtered,
and output from unit. The PLL clock is adjusted by L719,
to a basic frequency of 32MHz with no sync signal. Q701
generates a customer convergence test pattern and a service
convergence test pattern, and outputs them as R, G, B and
YS signals.
15-2
R
TEST PATTERN
Q713
B
Ys
E2PROM
MEMORY
Load
Q701 T7K64
Q703
Q704
C711
RESET
RH
FILTER
RV
FILTER
GH
FILTER
GV
FILTER
BH
FILTER
BV
Q717
D/A
Fig. 15-1
DATA
Q719
Q705
1/2048
CLK
15-3
FILTER
D/A
RAM (8x8x13bit)x3
Save
Q715
COUNTER
D/A
Q707
Q767
VD
PLL
HD
QA01
32MHz0.005MHz
-CON
MAIN
BUS LINE
L719
Sub
BUS LINE
BLOCK DIAGRAM
3. PICTURE ADJUSTMENT
This mode is designed so that ordinary user cannot use this,
and special operation is required to use this.
Data change is done by direct shift (cursor display) of
adjusting points ; 60Hz mode (NTSC) 8x8 /1 color.
X + X + MENU
Service data display
(original picture)
Fig. 15-2
15-4
Remote
"7" key
3-2-3. Picture
60Hz mode (NTSC) ..................... Correcting point Horizontal 8 x Vertical 8 (Arrow marks denote correcting point)
The first picture
Data display
Cusor (red)
(Blinking)
Screen center
Fig. 15-3
15-5
12xA
14xB
B
2
B
2
2mm
48 inches 4:3 Screen size: Horizontal 975mm Vertical 732mm
Dimension A: 80.9mm Dimension B: 48.8mm
Fig. 15-4
15-6
EDS
TV
E
CABL
VCR
TIMER
POWER
MOVES CURSOR/LINE
UP
CURSOR
LOCK/UNLOCK
MOVES CURSOR/LINE
LEFT
ENTER CONVERGENCE
MODE & SAVE
CH
100
MOVES CURSOR/LINE
RIGHT
9
ENT
MOVES CURSOR/LINE
DOWN
RED CRT
ON/OFF
TOGGLES CURSOR
BETWEEN COLORS
VOL
RNT
BLUE CRT
ON/OFF
GREEN CRT
ON/OFF
Fig. 15-5
15-7
2) 3-terminal source
Q754 (+5V) Q755(+9V) Q756(-9V)
Source for digital convergence
3) Q767 (TC4066BP)
P711 4 SDAM, 5 SCLM : microcomputer. Busline,
through Q767, is input to Digital Convergence P709, and is
controlled.
Pump-up
Pump-up source waveform
Horizontal correction wafeform
+30V
+30V
+15V
+15V
0V
0V
-15V
-15V
Horizontal correction waveform
Fig. 15-6
15-8
P708
SCLM
SDAM
I2CS
SCLV
SDAU
R
G
B
HD
VD
+9V
-9V
+5V
RH
GH
BH
RV
GV
BV
DIGITAL CONVER
P720
Q764
7 6 5 4 3 2 1
P711
6 5 4 3 2 1
TC4066BP
Q767
(HD)
TC74HC4050
-9V
Q756
+9V
Q755
+5V
Q754
(REGULATER)
CNT
GND
SDAU
SLLU
INCS
GND
15-9
DFAI
GND
SCLM
SDAM
I2CS
HD
VD
+30V
+
C7765
+
C7766
(HD)
C7771
PROTECT
5V-1
NC
+15V
MUTE
Q765
Q766
B-H
B-V
MUTE
Q769
Q770
Q771
1 2 3 4
G-V
12
G-H
12
CONV-OUT
(+1501
(H)
10 H.PU)
10
5V-1
CONV-OUT
+15V
(PUMP UP)
D7702
D7701 Q757
(PROTECTOR)
P712
-15V
11
11
17
R-H
17
Q752
STK392-110
R-V
Q751
STK392-110
18
18
0.39
R7765
0.33
R7750
0.82
R7782
P715
GREEN
P714
BLUE
P713
RED
CONVER
YOKE
(-15V)
(+15V)
(+30V)
Relay turns on
once but immediately
turns off.
Reray OFF
Reray ON
No Convergence
correction wave.
OK
Protect 1
Reray ON
Reray ON
Check power
supply circuit.
Reray OFF
Reray OFF
Reray OFF
Check P708 R/G/B
correction wave.
Proceed to "protection
circuit diagnosis procedures".
OK
Check voltage at
15V+30V pump up.
NG
OK
Convergence output signals correction wave
Check DEF PC13.
OK
+30V
OK
-15V
Vertical
Q751
(R/G/B)
NG
Pump-up
Horizontal
Q752
(R/G/B)
15-10
NG
LAB 3
DIGITAL CONVERGENCE
GREEN GEOMETRY
1. Put the set in the service mode and bring up the convergence cross hatch.
2. Push the 100 button to turn off the red tube, and RTN to turn off the blue tube.
3. Place the convergence template on the screen and align the center cross hairs with the tabs in the
bezel.
4. Use low tack masking tape to attach the template to the bezel. Try to get the template flat against
the screen to reduce parallax errors.
5. Push the 3 button on the remote until the blinking cursor in the upper left corner of the screen
turns green.
6. Move the blinking cursor to the right with the 6 button, then down with the 8 button until its one
line to the right of center. The 4 button moves the cursor to the left, and the 2 button moves it up.
7. Push the 5 button to lock the cursor in place.
8. Use the 2, 6, 8, and 4 buttons to align the intersection of the cross hairs with those on the
template.
9. Push the 5 button to unlock the cursor.
10. Move the cursor to another location and repeat steps 7 and 8. Moving the cursor in a counter
clockwise spiral to the various locations works best. Normally, you need to repeat the procedure
a second time to make fine adjustments.
RED CONVERGENCE
1. Remove the template and press the 100 button to turn on the red tube.
2. Press the 3 button until the red cursor appears.
3. Align the red cross hatch pattern to the green cross hatch pattern the same way you aligned the
green with the cross hatch pattern on the template.
BLUE CONVERGENCE
1. Push the 100 button to turn off the red tube, and RTN to turn on the blue tube.
2. Push the 3 button until the blue cursor appears.
3. Align the blue cross hatch pattern to the green cross hatch pattern in the same manner.
4. Push the 100 button to turn on the red tube and check the convergence with all three tubes on.
The cross hatch pattern should be white with no red, green, or blue present. However, depending
on how much the blue tube is defocused, a slight blue halo may show.
15-11
5.Push the 7 button then the power button to save the settings and exit the service mode.
ELECTRICAL CENTERING
1. Disconnect all video cables in the video 1 input.
2. Put the set in the service mode.
3. Push the TV/VIDEO button on the remote until the white cross hair pattern on a black
background is displayed.
4. Check the centering of the cross hair pattern with the centering tabs in the bezel.
5. If the horizontal position is off, push the channel up button until the HPOS register appears. Use
the volume button to center the pattern.
6. If the vertical position is off, push the channel up button until the VPOS register appears. Use
the volume button to center the pattern.
7. Push the TV/VIDEO button until the TV picture is displayed, then turn the power off.
8. Turn the set on and check the picture quality with a live video signal.
END OF LAB 3
15-12
SECTION XVI
OPTICAL SECTION
16-1
1. NECK COMPONENTS
NOTES:
Projection tube
Deflection yoke
Fig. 16-1
16-2
TP48E60/61 TW56D90
Fluorescent screen: inverted R 350mm
Fig 16-2
Electromagnetic Focus
Electromagnetic focusing with magnets mounted around
the CRT neck.
Electrostatic Focus
High unipotential focus
Eb
G5
G2 Screen
G4
G3
K
Focus
Fig 16-3
16-3
Screen
Mirror
FRESNEL LENTICULAR
Sheet
Sheet
Projection tube
Screen
Lens
Lens
Projection tube
Lens
Projection
tube
Optical coupling
system
Fig. 16-4
Fig. 16-5
16-4
2-3-2.
FRESNEL
sheet
Effect of
FRENSNEL sheet
Lens
Fig. 16-6
LENTICULAR lens
Black stripe
n
ree
Sc
n
tio
ec
r
i
ed
sid
Viewer side
Fig. 16-7
16-5
LENTICULAR sheet
TP4688J
TP4880A
(Body diffusion)
Projection
tube side
TP48C50/51
TW56D90
(Surface layer diffusion)
Viewer side
F2
F1
Diffuser
Incident
light
Outgoing
light
F2
F1
Fig. 16-8
Outgoing
light
Incident
light
Black stripe
When light beams enter LENTICULAR
sheet diagonally.
SCREEN GAIN
TP48C60/61
5.6
TW56D90
6.2
LENTICULAR lens
Fig. 16-9
16-6
Projection tube
Lens
Projection tube
fluorescene plane
Fig. 16-10
Lens
2
Air
Projection tube
face glass
Fluorenscene plane
Projection tube
Fig. 16-11
16-7
2-5. Lens
The lens system consists of a main lens (3 pieces of lens),
C lens, and the face plate of inverted gCRT (used as a lens),
and realizes a short focus optical lens system with less
quantity of lens.
With the short focus optical system employed, the depth of
the unit is reduced by about 30%, thus making the unit slim
and compact.
Liquid coolant
Plastic lens
Glass lens
Black coating
Fig. 16-12
TP48C60/61
TW56D90
Projection
tube
LENSES
USPL DELTA 77
USPL DELTA 79
Deflection yoke
(Mounted projection tube)
16-8
Focus pack
SCREEN
R
B
FOCUS
Fig. 16-15
16-9
NOTES
16-10
Chapter XVII
Power Supply
17-1
Notes:
17-2
T840
POWER
TRANS.
TPW
1549AZ
+12V
REG.
+5V-1 (MICROCOMPUTER)
D801
Q801
VOLTAGE CONTROL
STR-Z3201
Q843
SW
T862
+12V
CONVERTER
TRANS.
R861
Q830
SW
Standby Supply
Q830
REG.
Q831
REG.
Q832
REG.
D840
F860
SR81
Q840
+38V
+9V
TPW
3332AS
R479
1
B+ (+125V)
F.B.T. V.M
R471
+32V (TUNER)
R101
Z801
PROTECTOR
H1C1019
R883
Q862
PHOTO COUPLER
Main Supply
Q430
13
X-RAY
C471
F.B.T.(HEATER)
D471 R472
200V L.V.P. 35V O.C.P
14
16
D802~D805
F850
Q802
VOLTAGE CONTROL
STR57041
T888
CONVERTER
TRANS.
TPW
3330AM
R7782
+30V
+30V
F851
O.C.P
Q768
+15V
-15V
Sub Supply
+15V
O.C.P
Q759
O.C.P
Q762
17-3
R7750
R7765
-15V
CONVERGENCE
CIRCUIT
F801 D899
160 Vdc
Rectified
Output
C801
D801
117Vac
C810
R810
_
Surge
T801
+5V-1
Q843
QB30
.12Vdc
4.2Vdc
SR81
10.9Vdc
Q840
1
3.9Vdc
2
T840
MICOM
POWER
On=5V
Off=0V
Reset 5Vdc
0V
C842
and very little noise. In the case of a short on the load side
of T862, the AUDIO OUTPUT, Low B, and B+ circuits are
protected with F899, F890 and F470 respectively. F860 is
used to protect the primary side of T862.
17-4
R861
D862
C876
IC Q801 STR-Z3201
D876
17.4Vdc
89Vdc
10
78Vdc
16
VB
Vcc
D864
L863
R862
F860
R871
78Vdc
3
G(H)
HO
VIN
TSD
START
OVP
150-160Vdc
1.3Vdc CD
R1
DELAY
LATCH
Logic
REF
D801
F890
F899
F470
OUT
C869
15
+
+12Vdc
+38Vdc
B+ 125Vdc
72.6Vdc
R872
OC
12
C867
R870 R865
R2
OSC
CONTROL
OC
OSC
COM
.O1Vdc
C870
T862
14
Css
C866
CT
CONT
8
4.7Vdc
R863
4.7Vdc
ERROR
AMP
Z801
0V
R3
R4
C874
RT
7
GND
LO
0V
7Vdc
G (L)
11
3.5Vdc 5.3Vdc
13
PHOTO
COUPLER
Q862
7Vdc
L864
D879
R864 C862 R867
increases. Conversely, when the load decreases, the frequency increases and the current decreases. Table 17-1
shows the voltages developed on T862 secondaries.
VL (v)
increased
load
decreased
load
Nominal
Operating
frequency
T862 Pin #
Voltage
Pin 2*
47 Vp-p
Pin 3
Ground
Hot
Side*
Pins 4, 5*
148
Vp-p
Pins 6, 7*
127
Vp-p
Pin 9
27 Vp-p
Pin 10
27 Vp-p
Resonant point
1
f=
2 LC
Frequency
Ground,
Signal Side
Pin 13
256
Vp-p
Pin 14
256
Vp-p
Pin 16
81 Vp-p
Pin 17
81 Vp-p
17-6
R861
D862
C876
IC Q801 STR-Z3201
D876
17.4Vdc
89Vdc
10
78Vdc
16
F860
R871
78Vdc
3
VB
Vcc
D864
L863
R862
G(H)
HO
VIN
TSD
OVP
START
DELAY
LATCH
REF
150-160Vdc
1.3Vdc CD
R1
Logic
D801
F890
F899
F470
OUT
C869
15
+
72.6Vdc
R872
OC
12
C867
R870 R865
OSC
CONTROL
OC
OSC
COM
.O1Vdc
C874
Css
R863
D879
4.7Vdc
0V
R3
CT
CONT
8
C866
C870
14
R4
4.7Vdc
+12Vdc
+38Vdc
B+ 125Vdc
R2
RT
GND
LO
G (L)
11
3.5Vdc 5.3Vdc
0V
T862
ERROR
AMP
Z801
13
7Vdc
7Vdc
L864
PHOTO
COUPLER
Q862
DELAY TIME
=4V
(PIN 5)
CT PIN VOLTAGE
=2.5V
(PIN11)
LOW SIDE
GATE VOLTAGE
(PIN2)
HIGH SIDE
GATE VOLTAGE
ON
OFF
OFF
ON
(PIN 15)
PUSH-PULL
OUT VOLTAGE
=VIN
PIN VOLTAGE
(PIN 1)
OV
(PIN 15)
PUSH-PULL
OUT CURRENT
OA
+9V-1
AFC
BLANKING
10
HEATER
+9V-1 Reg.
(Q420, 421,
D427)
FBT
29-30kV
to 2nd ANODE
4
D408
R448
+12V
7
C447
C307
R327
+35V
Z410
D307
C310
FOCUS X 3
D460
-27V
FOCUS
X3
5
C460
R469
SCREEN
X3
B+
125Vdc
R444
G2
X3
2
C448
D406
200V
R443
DF In
(Dynamic Focus)
3
C446
Q404
Collector
T461
17-8
ABL
To SR81
Relay
QB30
RB30
Active High
5V
From ICA01
R470
.56
Power (Pin)
0.1V
4.9V
Q843
4.4V
0V
R471
R884
R890
2
6.2V
5
IZ
+5V-1
(125V)
B+
4
Q862
In the B+ Over Current Protect (OCP) circuit, the current is being compared across R470, which is applied
through Pins 1 and 2. The resistance of R470 is so small
that changes in voltage equate to larger changes in current.
When a large enough change in voltage occurs the internal
latch circuit outputs a low on Pin 16, which shuts the unit
down.
(125V)
B+
R479
C472
16
15
Protect
C-Out
C474
5V-1
4.9V
116V
2
OCP
14
B+
0V 0.1V
Gate
12
22V
+25V
13
X-Ray
11
C471
D471
R472
9
X-RAY
Protect
T461
Control
Switch
/ Latch
Error
Amp
B+ OCP
X-Ray
Protect
4 , 8 , 9 , 10
PIN: VACANT PIN
14 GATE terminal
Z801 (HIC1019)
7
GND1
17
GND2
17-9
9. Sub Supply
The Sub Supply is located on the Convergence Out/Power2
board. Figure 17-8 shows that the Sub Supply is a ringing
choke converter, using hybrid IC STR57041. Operation
begins with a start-up voltage that is applied through R852.
This provides a trickle base current to Q1 (internal to the
IC, Pin 2 of Q802), which causes it to turn on. When Q1
turns on, the collector current begins to flow. During this
start-up time the current is flowing through the primary
winding of T888 through Pins 2 and 5. At the same time
current will flow through Pins 7 and 8, which create the
detection winding, as well as Pins 8 and 9, which create
the base drive winding. During the first half cycle of the
AC pulse no current flows through the detection winding
because of the reversed polarity of D856. Pin 9, however,
provides positive feedback for the base, as the electromagnetic inductance increases, to rapidly turn Q1 on. As Q1
becomes saturated the current through the primary winding decreases.
This decrease in current through the primary winding, reduces the electromagnetic inductance across the base drive
winding, which decreases the voltage to the base of Q1 and
thereby rapidly turns Q1 off.
T888 uses a detection type winding through Pins 7 and 8.
The secondary windings are proportional to the detection
winding. Subsequently, any fluctuation in voltage across
the secondary windings is sensed across the detection winding which is fed back through Vo sense (Pin 1). This feedback is used to regulate the On/Off time of the internal
switching transistor Q1.
R846, C845, R852 and D848 create a voltage clamping
circuit that allow the collector voltage of Q1 to stay within
a specified level. R847, C855, R848 and D849 filter the
base voltage. Q850, Q851, Q852, C856, D855, R857 and
R859 create the Slow-start circuit. C856 determines the
rate of the start-up time.
D857 L853
Bridge rectifier
output
C856
C857
D858 L855
Vo Control
R847 D849
0.0V
+15V
10
C880
C881
C882
C847
C846
11
C853 R850
-35V
D856
12
+
-42V
C848
R859
R860
Q802
STR57041
C859
15
D848
R858 C855
C849
D850
Earth (E)
C858
R857
C850
0.2V C851
Base Drive (B)
C845
L858
R852
163.7V
+30V
R846
D855
Input (C)
F851
17
15V
13
R853
R854
Q851
T888
Q852
17-10
D859 L857
R372
35V
Q370
LOAD
3.9K
35.3V
5.6K
C370
R371
1.5
+35V
R370
+30V
LOAD
R7782
0.82
R7783
330
R7784
470
C7770
29V
29V
0V
R7763
2.2K
Q758
Q757
17-11
+15V
LOAD
R7750
0.33
R7749
330
R7751
470
C7760
16.1V
Q759
15.8V
0V
Q758
R7747
2.2K
Q757
-15V
LOAD
R7765
0.39
R7764
330
R7763
470
C7763
-16.2V
Q762
-16V
1.5V
R7758
2.2K
Q761
Q757
17-12
(36V)
+30V
R848
D865
D863
(24V)
Protect (active high)
To Pin 14 of Z801
+15V
R849
D861
D860
(5.1V)
+12V
D854
+15V
R877
R873
D866
0V
0.7V
Q853
R879
D867
0V
R874
R880
R875
-15V
-14.9V
Q854
-14.3V
-15V
R876
17-13
9.4V
+9V-1V
R389
R390
0V
6.2V
6.8V
Q340
D315
6.2V
R347
6.1V
Q341
D341
Q352
0V
CRT PROTECT
R346
0V
200V
R392
C340
D471
R472
Q757From X-RAY
Pin 9 of T461
To X-RAY
Pin 13 (Z801)
(23V)
C471
17-14
LAB 4
POWER SUPPLY SHUTDOWN CIRCUITS
SECTION 1
VOLTAGES UNDER NORMAL CONDITIONS
Place the unit in the service position by removing the chassis light box and place it on its side in an
upright position with the power cord up. (See FIG. 17-16) Connect a signal to the ANT1 input. You
may want to refer to the actual schematic diagram for a clearer understanding of the circuitry.
PROTECT CIRCUIT MEASUREMENTS:
1. Connect the (-) lead of the peak/hold meter to pin 17 of Z801 (See FIG. 17-16, #1) and record
the DC voltages on the following pins:
PIN 11)__________
PIN 13)__________
PIN 14)__________
PIN 15)__________
PIN 16)__________
RELAY CONTROL CIRCUIT MEASUREMENTS:
2. Locate Q843. (See FIG. 17-16, #2) Record the voltages on the following:
C__________
B__________
E__________
3. What does Q843 control, and how does it control it?
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
OVER CURRENT, OVER VOLTAGE, AND UNDER VOLTAGE PROTECT CIRCUIT
MEASUREMENTS:
4. Connect the (-) lead of the p/h meter to the (-) side of C882 (See FIG.17-16, #3).
5. Measure the voltage on the anode side of D865. (See FIG.17-16, #4)
Anode D865__________
17-15
6. Measure the voltage on the anode side of D860. (See FIG. 17-16, #5)
Anode D860__________
7. Measure the voltage on the collector of Q853. (See FIG. 17-16, #6)
Collector Q853__________
8. Measure the voltage on the anode side of D867. (See FIG. 17-16, #7)
Anode D867__________
9. Measure the voltage on the collector of Q757. (See FIG. 17-16, #8)
Collector Q757__________
10. Connect the (-) lead of the p/h meter to the (-) side of C310 (see FIG. 17-16, #9).
11. Measure the voltage on the collector of Q370. (See FIG. 17-16, #10)
Collector Q370__________
SECTION 2
VOLTAGES UNDER SHUTDOWN CONDITION
1. Locate the (X) pin (P415) and the (R) pin (P416) (See FIG. 17-16, #11)
2. While monitoring pins 13 and 16 of Z801 on the p/h meter, jumper pins (X) and (R) together.
3. After the shutdown, record the voltages on pins 13 and 16 of Z801. (See FIG. 17-16, #1)
PIN 13)__________
PIN 16)__________
The above exercise allows you to see what happens when the X-Ray protect circuit shuts down
the set.
4. How is this determined?
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
NOTE: SHUTDOWN OCCURS WHEN THE VOLTAGE INCREASES TO
APPROXIMATELY 25V.
17-16
5. While shorting the base of Q853 (See FIG. 17-16, #6) to ground, monitor and record the
collector voltage using the p/h meter.
Collector Q853__________
6. What have you simulated by shorting the base to ground?
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
7. Why does a change occur on the collector and where is this change sensed?
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
8. Look on the schematic diagram labeled Convergence Out/Power2, in the upper right side.
Find D865 (zener diode) on the +30V supply line. How would you determine what the peak
voltage would be before the over voltage protect circuit would operate?
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
9. Look on the schematic diagram labeled Convergence Out/Power2, in the upper right side.
Find D860 (zener diode) on the +15v supply line. How would you determine what the peak
voltage would be before the over voltage protect circuit would operate?
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
10. Remember when you measured the anode sides of D865 and D860 earlier? Well, if the set, your
working on, is in shutdown mode, how would you determine if it was caused by over voltage on
the +30v or +15v lines?
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
17-17
11. While shorting the base of Q757 (See FIG. 17-16, #8) to ground, monitor and record the
collector voltage using the p/h meter.
Collector Q757__________
12. What have you simulated by shorting the base to ground?
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
13. Measure the voltage drop across R7750 (See FIG. 17-16, #12), R7782 (See FIG. 17-16, #13)
and R7765 (See FIG. 17-16, #14).
R7750__________
R7782__________
R7765__________
14. List a procedure of how would you determine which one of the over current protect circuits
were causing the shutdown?
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
17-18
R7765
#14
R7782
#13
R7750
#12
Q757
#8
Q843
#2
D865 #4
Q853
#6
C882
#3
D867
#7
D860
#5
C310
#9
1
X
Z801
#1
Q370
#10
17
Figure 17-16
17-19
R
#11
NOTES
17-20
SECTION XVIII
DYNAMIC FOCUS CIRCUIT
18-1
1. OUTLINE
2. H DYNAMIC FOCUS CIRCUIT
In TP48C51, a static focus system is employed in the projection
tube.
Degradation of the focus quality at peripheral screen is
improved by applying focus correction voltages (parabola
voltages in H/V periods).
The dynamic focus circuit creates this focus correction
voltage and consists of an H and a V dynamic focus circuit.
ef H
+
ef V
H pulse
(AFC)
Integrated
circuit
CO
Step-up
transformer
Copuling
capasitor
Focus
electrode
EF
ef H
V dynamic
focus circuit
EF
18-2
ef V
1V
!
V2
V1
1H
F.P
L450
10
9
L401
2
T461
C1
Focus Pack
2
3
1:n
12
T400
C477
From v dynamic focus circuit
Fig. 18-2
18-3
To
BLUE DRIVE
EF
From FBT
To
RED DRIVE
To
GREEN DRIVE
C1=n2Cs
The H pulse is integrated with L450 and C1, and a sawtooth
wave current of IC1 flows into C1.
Accordingly, a parabora voltage V1 integrated is developed
across C1 and this is used as the input voltage (primary side
voltage) for the step-up transformer. A parabora voltage V2
stepped-up and inverted is obtained at secondary side (F, P
terminals) of T400. This parabola voltage is mixed with the
V parabola voltage described under the V dynamic focus
circuit, and the mixed voltage is superimposed with the focus
DC voltage (about 9kV) through a coupling capacitor Co,
and supplied to the focus electrodes of three R, G, B tubes.
Flyback pulse
Integrated
circuit
Amplifier
circuit
Deflection
output
Rectification
block
efH+efV
H dynamic
focus circuit
Sawtooth wave
CO
Coupling
capacitor
Focus
electrode
EF
ef H
ef
EF
0
18-4
18-5
C306
VCC
GND
VCC
3
Z470
D305
R368
C362
C361
R362 C363
R357
R367
12
18-6
R361
Q301
T400
R480
R369
R363
D364
R365
R366
R356
+12V
C300
5
L401
R360
D360
C364
R354
F.P
!
EF
To
RED DRIVE
F To
GREEN DRIVE
S
F
S
To
BLUE DRIVE