Professional Documents
Culture Documents
Thiết kế hệ bộ VXL đo nhiệt độ sử dụng VĐK89C51 va cảm biến LM335
Thiết kế hệ bộ VXL đo nhiệt độ sử dụng VĐK89C51 va cảm biến LM335
I.
Gii thiu
t vn
Cc phng php o nhit
Nhim v thit k
Tng quan v phn cng
S khi
Gii thiu v cc thit b.
2.1. LM335
2.2. ADC0809
2.3. B vi x l 8051
2.4. Khi phm n
2.5. Hin th Led
2.6. RS 232
2.7. Ngun
III.
Phn mm
1. Lu thut ton
1.1 Lu thut ton c ADC
1.2 Lu thut ton phc v ngt phm
1.3 Lu kim tra
1.4 Lu truyn tin
2. Phn mm chng trnh
IV.
nh gi sai s
V.
Kt lun,ti liu tham kho
1.
2.
3.
II.
1.
2.
I.
Gii thiu
1. t vn
Nhit l mt trong nhng i lng vt l c quan tm nhiu nht. Bi
v nhit c vai tr quyt nh trong nhiu tnh cht ca vt cht. Mt trong
nhng c im tc ng ca nhit l lm thay i mt cch lin tc cc i
lng chu s nh hng ca n,v d nh p sut ,th tch ca mt cht kh . Bi
vy, trong cc nghin cu khoa hc , trong cng nghip v i sng hng ngy
vic o nhit l iu rt cn thit. Tuy nhin, o c tr s chnh xc ca
nhit li l vn khng n gin.
Cng vi s ra i v pht trin mnh m ca cc h vi x l,vic o nhit
p dng vi x l,vi iu khin m ra nhiu hng,a n nhiu phng php
khc nhau,linh hot v chnh xc hn. C nhiu cch o nhit , trong c
th lit k mt s phng php sau y:
- Phng php quang da trn s phn b bc x nhit do dao ng nhit
(do hiu ng Doppler).
-Phng php c da trn s dn n ca vt rn , ca cht lng hoc kh
(vi p sut khng i ) , hoc da trn tc m.
-Phng php da trn s ph thuc ca In tr vo nhit , hiu ng
Sbeck , hoc da trn s thay i tn s dao ng ca thch anh.
2. Cc phng php o nhit
Trc tin ni v cc cm bin nhit , l cc cm bin c s dng vo cc qu trnh
nhit nh: t nng, lm lnh, trao i nhit.v.v. .i lng vo ca cm bin nhit l nhit
v i lng ra l tn hiu in (dng,p).Mt s cm bin thng s dng:
+Nhit in tr : Nguyn l lm vic l c in tr thay i theo s thay i nhit
ca n.Tu theo tc dng nhit ca dng in cung cp chy qua chuyn i ngi ta
phn ra: Nhit in tr t nng v nhit in tr khng t nng
Nhit in tr t nng ,dng in chy qua rt ln lm nhit ca n
tng ln cao hn nhit mi trng(100C -800C), nn c s to
nhit ra mi trng xung quanh, nh nhit dn, i lu, bc x .
Nhit in tr khng t nng, dng in chy qua rt nh khng lm
tng nhit ca in tr v nht ca n bng nhit mi trng.
Nhit in tr loi ny dng o nhit v cc i lng c hc nh
o di chuyn.
Nhit in tr phn lm hai loi: Nhit in tr dy(nhit in tr ng,nhit in tr
Platin, nhit in tr Niken) v nhit in tr bn dn.
+Cp nhit in:Nguyn l lm vic da trn 2 hiu ng:Thomson v Seebek
ng dng ca cp nhit in ch yu o nhit , ngoi ra n cn dc dng
o cc i lng khng in v in khc nh: o dng in tn s cao,o
hng chuyn ng v lu ng ca cc dng chy, o di chuyn , o p sut
nh
+Cm bin nhit dng c tnh diode v tranzitor
o nhit l nhim v thng gp trong cc ngnh nhit hc, ho hc ,luyn kim...Tu
theo nhit o m c th dng cc phng php o khc nhau.Thng thng nhit o c
chia thnh 3 gii : Nhit thp, nhit trung bnh v nhit cao. nhit trung bnh v
thp, phng php o thng l tip xc ngha l cc chuyn i c t trc tip ngay mi
trng cn o. i vi nhit cao,o bng phng php khng tip xc, ngha l dng c o
t ngoi mi trng o.
Mt trong s nhng cch l o nhit khng tip xc s dng cm bin
LM335
3. Nhim v thit k
Thit k h b VXL o nhit s dng VK89C51 v cm bin LM335 gii
quyt nhng vn sau:
- Thit k mch o nhit trong di t 0oC-100oC v hin th.
- Cnh bo khi nhit ln hn 80oC v khi nh hn 20oC
- Kt ni truyn thng tin o c vo my tnh
- Vit chng trnh phn mm gii quyt nhng vn trn
II.
Cm
bin
LM335
Mch
khuch
i
ADC
Khi hin th
LED
VK 8051
Khi
bn
phm
PC
+5V
Vout
LM335
VR
Clock
Logic iu khin MSB
LSB
Start
EOC
DAC
Cc chn ca ADC0809
S chn ca ADC0809
-Vcc: Chn cp ngun.
in p ngun:5V
-GND: Chn ni t.
- Vref(+) v Vref(-)
Hai chn a in p tham chiu.
Thng Vref (-) ni t.Trong bi Vref(+) c ni vi ngun 5V v mt bin
tr 10k ly ra Vref(+)=2.55V
-IN0->IN7(Input):-8 knh u vo tng t.
- ADDA,ADDB,ADDC l 3 chn chn knh u vo.
A,B,C la 3 bit chn 1 trong 8 knh u vo ca 1 Multiplexer tng t c
tch hp trong b ADC0809.
-ALE(Address Latch Enable):
Chn cht a ch (knh vo).
- Start: Chn gi tn hiu bt u chuyn i.
- EOC(End off Convertion):Chn nay gi tn hiu kt thc chuyn i.
- OE(Output Enable): Chn gi tn hiu cho php ly s liu s u ra.
- 01->08: l 8 chn tng ng 8 bit u ra ca s liu 8 bit c chuyn i.
- CLK: Chn tn hiu Clock , gi tn hiu xung ng h ADC lm vic .
CHC NNG & HOT NG CA ADC0809
* S khi chc nng ca ADC0809:
Knh c chn
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
C
0
0
0
0
1
1
1
1
B
0
0
1
1
0
0
1
1
A
0
1
0
1
0
1
0
1
10
11
12
e)
Tn
RXD
TXD
INTO
INT1
TO
T1
WR
RD
13
2. T chc b nh :
B nh bn trong bao gm ROM (8051) v RAM trn chip, RAM trn chip bao gm
nhiu phn : phn lu tr a dng, phn lu tr a ch ha tng bit, cc bank thanh ghi v
cc thanh ghi chc nng c bit.
14
Tm tt cc vng b nh ca 8051
Nh ta thy trn hnh, RAM bn 8051 c phn chia gia cc bank thanh ghi
(00H-1FH), RAM a ch ha tng bit (20H-2FH) , RAM a dng (30H--7FH) v cc thanh
ghi chc nng c bit (80H-FFH).
B nh ROM c 30 byte u tin c dnh cho bng vector ngt :
RAM trn chip bao gm vng RAM a chc nng, vng RAM vi tng bit c
nh a ch, cc dy thanh ghi (bank) v cc thanh ghi chc nng c bit.
a. Vng RAM a mc ch: C 80 byte, a ch t 30H n 7FH
Bt c v tr no trong vng RAM ta u c th truy xut t do bng cch s
dng nh a ch trc tip hoc gin tip.
b. Vng RAM nh a ch:
Chip 8951 cha 210 vi tr nh a ch in c 128 byte cha trong cc byte
a ch 20H n 2FH (16 byte x 8 = 128 bits), phn cn li cha trong cc thanh ghi
chc nng c bit.
Cng dng: + Truy xut cc bit ring r thng qua cc phn mn.
+ Cc port c th ng a ch tng bit, lm n gin vic giao tip
bng phn mn vi cc thit b xut nhp n bit.
c. Cc dy thanh ghi:
C a ch t 00H n 1FH, 32 v tr thp nht ca b nh ni cha cc dy
thanh ghi. Cc lnh ca 8951 h tr 8 thanh ghi t R0 n R7 (mc nh thuc bank 0
sau khi reset h thng)
d. Cc thanh ghi chc nng c bit (SFR)
Khng phi tt c 128 a ch t 80H n FFH u c nh ngha m ch c
21 a ch c nh ngha.
Cc thanh ghi chc nng c bit bao gm:
+ PSW: c a ch l D0H
Bit
K hiu
a ch M t
PSW.7
CY
D7H
C Nh
PSW.6
AC
D6H
C nh ph
15
PSW.5
PSW.4
PSW.3
C 0
Chn dy thanh ghi 1
Chnh dy thanh ghi 0
00 = bank 0: a ch t 00F n 07H
01 = bank 1: a ch t 08F n 0FH
10 = bank 2: a ch t 00F n 07H
11 = bank 3: a ch t 00F n 07H
PSW.2
OV
D2H
C trn
PSW.1
D1H
D tr
PSW.0
P
D0H
C kim tra chn l
+ Thanh ghi B: C a ch F0H c dng chung vi thanh cha A trong cc php ton
nhn v chia.
+ Con tr Stack (SP) : l thanh ghi 8 bit a ch 81H, n cha a ch ca d liu
hin ang nh ca stack.
+ Con tr d liu DPTR:
- Dng truy xut b nh chng trnh ngoi hoc b nh d liu ngoi.
- DPTR l thanh ghi 16 bit c a ch 82H (byte thp ) v 83H (byte cao).
+ Cc thanh ghi port:
- Port 0 : a ch 80H
- Port 1 : a ch 90H
- Port 2 : a ch A0H
- Port 3 : a ch B0H
+ Cc thanh ghi nh thi:
8951 c 2 b nh thi/m dng nh khong thi gian hoc m cc s
kin.
- B nh thi 0: a ch 8AH (TL0 ) va 8CH (TH0)
- B nh thi 1: a ch 8bH (TL1 ) va 8DH (TH1)
Hot ng ca b nh thi c thit lp bi thanh ghi ch nh thi
TMOD a ch 89H v thanh ghi iu khin b nh thi TCON a ch 88H (ch
c TCON c nh a ch tng bit)
a. Thanh ghi ch nh thi TMOD:
GATE
C/T
M1
M0
GATE
C/T
M1
M0
TMOD cha hai nhm 4 bit dng thit lp ch nh thi cho b nh thi 0 v b
nh thi 1.
TMOD khng c nh a ch tng bit m c thit lp mt ln bng phn mm u
chng trnh.
Bit
7
Tn
GATE
F0
RS1
RS0
B nh thi
1
D5H
D4H
D3H
M t
-Bit iu khin cng. B nh thi 1 hot ng khi
GATE c set bng 1 v /INT1 mc cao.
C/T
M1
- Bit chn ch .
16
M0
- Bit chn ch .
Ch nh thi 13 bit
Ch nh thi/ b m 16 bit
Ch nh thi/ b m 8 bit t np li
TR1
8Eh
TCON.5
TF0
8Dh
TCON.4
TCON.3
TR0
IE1
8Ch
8Bh
TCON.2
IT1
8Ah
TCON.1
IE0
89h
TCON.0
IT0
88h
+ Cc thanh ghi ca port ni tip: Chip 8951 c 1 port ni tip truyn thng vi
cc thit b nh cc thit b u cui hoc modem...
+ Cc thanh ghi ngt: c mt cu trc ngt vi 2 mc u tin v 5 nguyn nhn
ngt. Cc ngt b v hiu ho sau khi Reset h thng v c php bng cch vo
thanh ghi IE a chA8H.
Mc u tin ngt c thit lp bi thanh ghi IP a ch B8H.
17
SFR ca b
nh thi
TCON
TMOD
TL0
TL1
TH0
TH1
Mc ch
a ch
iu khin
Chon ch
Byte thp ca b nh thi 0
Byte thp ca b nh thi 1
Byte cao ca b nh thi 0
Byte cao ca b nh thi 1
88H
89H
8AH
8BH
8CH
8DH
a ch ca Bit
C
Khng
Khng
Khng
Khng
Khng
4. Hot ng ngt:
- L mt s kin, mt iu kin lm cho chng trnh hin hnh tm dng trong khi
iu kin c phc v bi mt chng trnh khc. Ngt ng vai tr quan trng
trong vic thit k, thc hin ng dng cc b vi iu khin.
- T chc ngt ca 8951:
. C 5 nguyn nhn to ra ngt: 2 ngt do bn ngoi, 2 ngt do b nh thi, mt
ngt do port ni tip.
. Khi xy ra 2 hay nhiu ngt ng thi hoc mt ngt trong khi ang thc hin
mt ngt khc th ta s c 2 s x l cc ngt: S chui vng v s mc u
tin.
Ngt c cho php v khng c cho php
Bit
IE.7
IE.6
IE.5
IE.4
K
hiu
EA
ET2
ES
a ch
bit
AFH
AEH
ADH
ACH
M t
(0= Khng cho php; 1= Cho php)
Cho php/ khng cho php ton cc
Khng s dng
Cho php ngt do b nh thi 2
Cho php ngt do port ni tip
18
IE.3
IE.2
IE.1
IE.0
ET1
EX1
ET0
EX0
ABH
AAH
A9H
A8H
* u tin ngt:
Cc u tin ngt c lp trnh ring r c mt trong 2 mc u tin thng qua cc
thanh ghi chc nng c bit c nh a ch bit.
Bit
K
a ch
M t
hiu
bit
(0= Khng cho php; 1= Cho php)
IP.7
Khng s dng
IP.6
Khng s dng
IP.5
PT2
BDH
u tin ngt do b nh thi 2
IP.4
PS
BCH
u tin ngt do port ni tip
IP.3
PT1
BBH
u tin ngt do b nh thi 1
IP.2
PX1
BAH
u tin ngt t bn ngoi (Ngt ngoi 1)
IP.1
PT0
B9H
u tin ngt do b nh thi 0
IP.0
PX0
B8H
u tin ngt t bn ngoi (Ngt ngoi 0 )
X l ngt:
Cc thao tc xy ra sau khi ngt:
- Hon tt vic thc thi lnh hin hnh.
- B m chng trnh PC c hon tt.
- Trng thi ca ngt hin hnh c lu gi li.
- Cc ngt c chn li mc ngt.
- B m chng trnh PC c np a ch vct ca trnh phc v ngt ISR
- SR c thc thi.
Cc c ngt:
Ngt
C
Thanh ghi SFR v v tr bt
Do bn ngoi (ngt ngoi 0)
IE0
TCON.1
Do bn ngoi (ngt ngoi 1)
IE1
TCON.3
Do b nh thi 1
TF1
TCON.7
Do b nh thi 0
TF0
TCON.5
Do port ni tip
TI
SCON.1
Do port ni tip
RI
SCON.0
* Thanh ghi iu khin hot ng cng ni tip SCON:
SM0
SM1
SM2
REN
TB
RB8
Bit
K hiu
M t
SCON.7 SM0
Bit 0 chn ch ca port ni tip.
SCON.6 SM1
Bit 1 chn ch ca port ni tip.
19
TI
RI
SCON.5 SM2
Bit 2 chn ch ca port ni tip.
SCON.4 REN
Set/ xo bng phn mm cho php/ khng cho php thu.
SCON.3 TB8
Bit pht 8. Bit th 9 c pht cc cc ch 2 v 3;
c set hoc xo bi phn mm.
SCON.2 RB8
phn mm.
SCON.1
SCON.0
C ngt pht.
C ngt thu.
TI
RI
X0
X
H
X
X
X
X
X
X
X
L
X1
X
H
X
X
X
X
X
X
L
H
X2
X
H
X
X
X
X
X
L
H
H
X3
X
H
X
X
X
X
L
H
H
H
X4
X
H
X
X
X
L
H
H
H
H
X5
X
H
X
X
L
H
H
H
H
H
X6
X
H
X
L
H
H
H
H
H
H
X7
X
H
L
H
H
H
H
H
H
H
GS
H
H
L
L
L
L
L
L
L
L
A
H
H
L
H
L
H
L
H
L
H
20
B
H
H
L
L
H
H
L
L
H
H
C
H
H
L
L
L
L
H
H
H
H
C
0
0
0
EO
H
L
H
H
H
H
H
H
H
H
OK
21
1
2
3
4
5
6
7
8
9
DCD
RxD
TxD
DTR
GND
DSR
RST
CST
RI
IN
IN
OUT
OUT
GROUND
IN
OUT
IN
IN
Cu trc 1 Frame
Bit start
Bits Data
Bit Parity
22
Bit Stop
+5
R9
R1 0
R1 1
R1 2
U5
+5
6
7
9
R5
RES2
INT1
R6
RE S2
A2
A1
A0
14
15
GS
EO
VCC
R4
RES2
5
4
3
2
1
13
12
11
10
EI
7
6
5
4
3
2
1
0
GND
7 4LS148
R2
RES2
K2
K3
K4
K1
16
+5
R1
RES2
R3
RES2
J3
NPN
J4
NPN
J5
NPN
+5
Q1 A
16
Q1 B
1
U7 A
3
4 011
1
2
2
401 1
10
11
12
GND VCC
CLK
EN
R
3
4
5
6
Q0
Q1
Q2
Q3
CL K
A3
A2
A1
452 0
J1
TA2
g
6
dp
c
4
C1 0
2 7uF
2MHz
+5
13
12
11
10
9
15
14
C9
27u F
U4
a
b
c
d
e
f
g
+5
GND
R1 4
2
7 4LS47
8
R2 1
VCC
BI/RBO
RBI
LT
A
B
C
D
16
R1 5
R1 9
Z1
1
A K
4
5
3
7
1
2
6
+5
J2
+5
K
1
A
1 L5
L ED
RST
INT 1
INT 0
13
12
15
14
R1 3
10K
31
C3
2
19
18
12
30PF
TA1
11. 0 92
C4
21
RD
WR
RST
9
17
16
EA/VP
11
1
1
21
22
23
24
25
26
27
28
RD
WR
IN-3
IN-4
EOC
IN-5
ADD-A
ADD-B
ADD-C
IN-6
X1
X2
RE SET
IN-2
IN-7
AL E
16
RXD
T XD
AL E /P
PSE N
10
11
30
29
RXD
TXD
re f(-)
12
re f(+)
ENABL E
ST ART
CLOCK
+9
8
7
6
5
DAU DO
AD6 20
P20
P21
P22
P23
P24
P25
P26
P27
T1
T0
IN-1
28
R1 7
21
20
19
18
8
15
14
17
INT 1
INT 0
27
m sb2 -1
2 -2
2 -3
2 -4
2 -5
2 -6
2 -7
lsb 2-8
Q4
B
R2 0
IN-0
LM 335Z
INT0
25
24
23
Q2 A
OUT
R1 8
R7
26
400 1
R8
2
U2
DAU DO
RG
RG
Vin - Vs+
Vin + OUT
Vs- Re f
+V
1
2
3
4
R1 6
GND
L EDA
39
38
37
36
35
34
33
32
WR
P00
P01
P02
P03
P04
P05
P06
P07
VCC
L4
P10
P11
P12
P13
P14
P15
P16
P17
GND
K5
B
1
2
3
4
5
6
7
8
22
6
9
6
10
4
5
CLK
RD
Q2 B
400 1
ADC080 9
13
U1
805 1
30PF
+5
C8
1 UF
C7
V+
VVCC
R1 OUT
R2 OUT
T 1 OUT
T 2 OUT
C2 +
C2 -
12
9
14
7
4
5
MAX23 2
+ C6
1 UF
1
6
2
7
3
8
4
9
5
15
+ C5
1 UF
DB9
U8
R1 IN
R2 IN
T1 IN
T2 IN
C1 +
C1 -
GND
T XD
13
8
11
10
1
3
2
6
16
+
1 UF
RXD
T itle
Size
Nu mber
Re visio n
A2
Da te:
File:
1
III.
Phn mm
1. Lu thut ton
23
1 3-Ja n-2 00 7
D:\DA Vix uly \TrUNG\don hie tdo . d db
She et
of
Dra wn By :
8
P3.3=1
Call Delay
To xung Start, ALE cho ADC
Ch ngt ngoi EX0 (ADC bin di xong)
To xung OE cho php c d liu t ADC
Ct d liu ly t ADC vo thanh Ro
Hin th nhit mi trng
Kim tra nhit cnh bo
END
24
Call Key_sev
Key-SRV
Cm tt c cc ngt gi n VXL
Ct cc thanh ghi s dng
c m vo thanh ghi ACC
ACC=0
0
ACC=0
1
ACC=1
0
ACC=1
1
RETI
25
Gi Red_Led
T>Tma
x
Gi Blue_Led
T<Tmi
n
RETI
1.4 Lu truyn tin
SC_SRV
Cm cc ngt khc
RI=
1
TI=
1
RETI
26
Delay:
Mov TL0,#00h
Mov TH0,#00h
Setb TR0
Again :
jnb TF0,Again
clr TF0
ret
Delay1:
nop
nop
nop
nop
nop
ret
Loop:
BD_xong:
setb P3.7
27
lcall delay1
clr P3.7
mov R0,P0
mov P0,#0ffh
mov A,R0
Lcall Led_show
clr P1.6
clr P1.7
lcall Canhbao
ljmp loop
Led_show :
Canhbao:
clr c
subb A,R6
jnc HT1
setb P1.6
HT1:
subb A,R7
jnc HT2
ljmp Loop
HT2:
etb P1.7
ret
Key_sev :
Push Acc
Mov A,P1
Swap A
Cjne A,#00,Kiem_tra1
28
Mov A,R6
Inc A
mov R6,A
Lcall Led_show1
ljmp ketthuc
Kiem_tra1 :
Cjne A,#01h,Ktra2
mov A,R6
Dec A
mov R6,A
lcall Led_show1
ljmp ketthuc
Ktra2 :
Cjne A,#02h,ktra3
mov A,R7
inc A
mov R7,A
lcall Led_show1
Lcall ketthuc
ktra3:
Cjne A,#03h,ketthuc
mov A,R7
dec A
mov R7,A
lcall Led_show1
Lcall ketthuc
ketthuc:
Pop Acc
Reti
; Truyen thong
Mov TMOD,#20h
Mov TH1,#0fdh
Mov SCON,#50
Setb TR1
Send:
Mov SBUF,A
Wait:
Jnb TI,Wait
Clr TI
29
Ret
End.
IV.
nh gi sai s
Sai s gp phi ca h VXL do cc sai s:
-Sai s h thng:do s hiu bit sai lch hoc khng y v h o,hay do iu
kin s dng khng tt nh:sai s do dc tnh ca cm bin,do cc i lng chun
khng ng... v do x l kt qu o
- Sai s ngu nhin:khng th xc nh do tn hiu,cc i lng nh hng
nh gi sai s
- B phn ngun c th cung cp ngun nui khng n nh gy sai s khong 1%
- Cm bin c sai s 10C di o 0-1000C nn sai s ln ti 1%
- Mch o c th do nh hng ngoi ,cc linh kin nh in tr,t,...c th gy sai
s 1%
- ADC gy sai s 1 bc lng t nn sai s l 1/28 = 0.39%
- Sai s tng l
= (12 + 22+ 32+42)1/2 =1.8%
Vy sai s ca thit b ti a l 1.8%
Nh vy sai s ca mch ch yu do phn tng t,cn phn s nh khng ng
k.Ta c th d tnh c sai s v c phng php gim sai s
30
V.
Kt lun,ti liu tham kho
Sau 12 tun nghin cu ,thit k v c s gip tn tnh ca thy Hong S
Hng chng em hon thnh cc yu cu c bn ca mn hc n Vi x l.Tuy
bi tp ca chng em cn nhiu hn ch do s nghin cu ,tm hiu v VK,linh
kin,thiu kinh nghim thc t nhng qua thc hin bi tp mn hc ny chng em
hiu hn v cu to ,hot ng v ng dng ca VK,c bit l
VK89C51.Chng em xin chn thnh cm n thy Hong S Hng v cc thy c
trong b mn gip v to iu kin thun li cho chng em.
Ti liu tham kho
-K thut VXL v lp trnh Assembly cho h VXL- Xun Tin
-H vi iu khin 8051-Nguyn Tng Cng
31