Download as pdf or txt
Download as pdf or txt
You are on page 1of 10

BENM 1143

LOGIC CIRCUITS (BENM 1143)


TUTORIAL 4 (SOLUTION)
SOLUTION Q1:

SOLUTION Q2:

Zarina/Niza/K.g

BENM 1143

SOLUTION Q3:
i)
1100 + 0101 = 1 0001
A3
A2
A1
A0
B3
1
1
0
0
0

B1
0

B0
1

S3
0

S2
0

S1
0

S0
1

C4
1

0001 0011
0001 + 1101 (2S COMPLEMENT) = 1110
A2
A1
A0
B3
B2
B1
0
0
1
0
1
0

B0
0

S3
1

S2
0

S1
0

S0
1

C4
0

SOLUTION Q4:
i)
( + 5 ) - ( + 7 ) = 0101 0111 = 0101 + 1001 = 1110
A3
A2
A1
A0
B3
B2
B1
B0
0
1
0
1
0
1
1
1

S3
1

S2
1

S1
1

S0
0

C4
0

ii)
A3
1

S3
0

S2
1

S1
0

S0
0

C4
1

ii)
A3
0

B2
1

1001-0101 = 1001 + 1011 = 1 0100


A2
A1
A0
B3
B2
0
0
1
0
1

B1
0

B0
1

SOLUTION Q5:

SOLUTION Q6:
The 7-segment display unit used is of the common-anode type (logic '0' is used to activate a
segment).
i)
Build a truth table of the required decoder.
ii)
Use Karnaugh maps to get the Boolean equations of segments a, b, c, d, e, f
and g.
iii)
Draw the circuit for each of the segment.

Zarina/Niza/K.g

BENM 1143

A
0
0
0
0
1
1
1
1

INPUTS
B
0
0
1
1
0
0
1
1

C
0
1
0
1
0
1
0
1

OUTPUTS (7 SEGMENT DISPLAY)


a
b
c
d
e
f
g
1
1
1
1
1
1
1
0
0
0
1
0
0
0
1
1
0
0
0
0
0
0
1
1
0
0
0
1
1
0
0
0
0
1
0
0
1
1
0
0
0
0
0
1
1
1
0
0
0
X
X
X
X
X
X
X

a (A B)(C)

b (A B C)(A B C)

Zarina/Niza/K.g

BENM 1143

c (A B C)(A B C)(A B C)

d (A B)(A B)

Zarina/Niza/K.g

BENM 1143

e C( B)(A)

f C(B)

g (B C)(A)(B C)
SOLUTION Q7:
The 7-segment display unit used is of the common-cathode type (logic '1' is used to activate a
segment).
i)
Build a truth table of the required decoder.
ii)
Use Karnaugh maps to get the Boolean equations of segments a, b, d, e, f and g.
iii)
Draw the circuit for each of the segment.
INPUTS
A
B
0
0
0
1
1
0
1
1

OUTPUTS (7 SEGMENT DISPLAY)


a
b
c
d
e
f
g
1
1
1
1
1
1
0
1
1
0
0
0
0
0
1
1
0
1
1
0
1
1
1
1
1
0
0
1

Zarina/Niza/K.g

BENM 1143

SOLUTION Q8:
i)
Build a truth table of the required encoder.
ii)
Use Karnaugh maps to get the Boolean equations.
iv)
Then, implementation in all-NOR form and all-NAND for.
A
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1

B
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1

C
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1

D
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1

X
0
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0

Y
0
1
0
0
1
1
1
1
0
0
0
0
0
0
0
0

Y AB ACD

X A BD A BC
SOLUTION Q9:

Y B AC ABC ABC ABC ABC AB C

Zarina/Niza/K.g

BENM 1143

SOLUTION Q10:

SOLUTION Q11:

A1
A0
B1
B0

F2 (A > B)
combinational
logic

F1 (A < B)
F0 (A = B)

REFER NOTE
SOLUTION Q12:

Zarina/Niza/K.g

BENM 1143

SOLUTION Q13:

i)
ii)

Determine the Boolean expression of the circuit


From the circuit, analyze the output.

Boolean expression,

Y SA SB

Analyze the output

S=0
From the truth table

S =1
Selector, S
0
1

Output, Y(A,B)
A(8kHz)
B(1kHz)

SOLUTION Q14:
Arrange several 2-to-1 Mux to built 4-to-1 multiplexer and 8-to-1 multiplexer
SOLUTION Q15:

Zarina/Niza/K.g

BENM 1143

SOLUTION Q16:

Boolean expression,

A SI
B SI
Switch
S
0
1

Output
A
B
2 kHz
0
0
2 kHz

SOLUTION Q17:

Zarina/Niza/K.g

BENM 1143

Input Switch Settings


D
C
B
A
0
0
0
0
0
0
0
1
0
0
1
0
0
0
1
1
0
1
0
0
0
1
0
1
0
1
1
0
0
1
1
1
1
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
1
1
1
1

10

Output Pin
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

Zarina/Niza/K.g

You might also like