Scribd Logo
Upload

Welcome to Scribd!

  • FPGA Experiment - 3 Bit Counter

    Uploaded by

    Ram
    9 views1 page
    This document describes two FPGA experiments. The first is designing a 3-bit counter using T-flip flops or JK-flip flops to be implemented on a Spartan 3 FPGA kit, with the exact states given during lab. The second experiment is implementing a 4-bit shift register as a pseudo-random number generator using D flip flops.

    Original Description:

    FGPA EXpermint

    Original Title

    FPGA Experiment 2

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document describes two FPGA experiments. The first is designing a 3-bit counter using T-flip flops or JK-flip flops to be implemented on a Spartan 3 FPGA kit, with the exact states given during lab. The second experiment is implementing a 4-bit shift register as a pseudo-random number generator using D flip flops.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as docx, pdf, or txt
    9 views1 page

    FPGA Experiment - 3 Bit Counter

    Uploaded by

    Ram
    This document describes two FPGA experiments. The first is designing a 3-bit counter using T-flip flops or JK-flip flops to be implemented on a Spartan 3 FPGA kit, with the exact states given during lab. The second experiment is implementing a 4-bit shift register as a pseudo-random number generator using D flip flops.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as docx, pdf, or txt
    of 1

    FPGA Experiment - 3 bit counter

    1) Design and implement a 3 bit counter using T-flip flops or JK-Flip flops and
    implement it in Spartan 3 FPGA kit. The exact states of the counter will be given at
    the time of the lab session.
    2) Pseudo random number generator using D Flip flop based 4 bit shift register.

    You might also like