CPLD

FPGA

.. 2549



TTL CMOS
TTL CMOS

CPLD (Complex Programmable Logic Device) FPGA (Filled

Programmable Gate Array) TTL
CMOS

CPLD FPGA
TTL CMOS
Proto board

CPLD FPGA

Schematic Diagram
HDL (HDL : Hardware Description Language)
State Diagram

CPLD FPGA



15 2549


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

Schematic Design : Simple Logic Gates

Schematic Design : Tri-State, Inverter, Buffer
Schematic Design : 1-Bit Binary Adder
Schematic Design : 4-Bit Binary Adder
Schematic Design : 1-Bit Binary Substractor
Schematic Design : 4-Bit Binary Substractor
Schematic Design : 4-Bit Binary Counter
Schematic Design : ( 1 )
Schematic Design : ( 2 )
ABEL - HDL : ( 1 )
( Basic Logic gates )
ABEL - HDL : ( 2 )
( Digital Comparator Module )
ABEL - HDL : ( 3 )
( Digital Multiplex / Demultiplex Module )
ABEL - HDL : ( 4 )
( Memory Address Decoder Module )
ABEL - HDL : ( 5 )
( BCD to LED 7 - Segment Decoder )
ABEL - HDL : Sequential Logic( 1 )
( Universal Binary Counter )
ABEL - HDL : Sequential Logic( 2 )
( D-Flip/Flop 4-Bit D-Latch )
ABEL - HDL : Sequential Logic( 3 )
( Serial in / Serial out Shift Register )
ABEL - HDL : State Diagram
( Toggle Flip-Flop )

1
3
5
7
9
12
15
19
21
23
26
29
32
35
39
43
46
49

 19

ABEL - HDL : State Diagram

( JK Flip-Flop )
20 ABEL - HDL : State Diagram
( 4 )
21 ABEL - HDL : State Diagram
( )

-------------------------------------------------------------------

51
53
55
58