Erasable Programmable ROM (2764) - Organization of 2764. Operational Modes. Static Random Access Memory (6264) - Memory Mapping and Interfacing With Microcomputers. Programming Techniques Used in POST

You might also like

Download as pptx, pdf, or txt
Download as pptx, pdf, or txt
You are on page 1of 13

Introduction Erasable Programmable ROM (2764). Organization of 2764. Operational Modes. Static Random Access memory (6264).

64). Memory Mapping and Interfacing with

Microcomputers. Programming Techniques used in POST.

Logically Divided into Three Groups

Processor Memory 2. Primary or Main Memory 3. Secondary Memory


1.

set of CPU registers used to hold temporary results when a computation is in progress is no speed disparity between these registers and processor the cost involved in this approach forces a manufacturer to include only a few registers in the microprocessor

refers to the storage area which can be directly accessed by the microprocessor all programs and data must be stored only in primary memory prior to execution the access time should be compatible to read/write time of the processor. only semiconductor memories are used as primary memories and they (the latest versions) are fabricated using CMOS technology

storage medium comprising slow devices auxiliary or backup storage used to hold large data files and huge programs such operating systems, compilers, data bases, permanent programs, etc. The microcomputer system copies the required programs and data from secondary memory to main, memory and work directly with main memory only

main or primary memory elements are semiconductor devices devices alone can work at high speeds and consume less power they can be fabricated as ICs and so they occupy less space

which permits only a read access functions as a memory array whose contents, once programmed, are permanently fixed and cannot be altered by the microprocessor using this memory nonvolatile memory have the feature of random access process of storing information is called programming

Custom programmed or Mask programmed ROM. 2. Programmable pr Field programmable ROM. 3. Reprogrammable or Erasable -Programmable ROM.
1.

PIN A0-A12 O0-O7 CE Vcc NC OE

DESCRIPTION Address Output /Data Chip Enable +5 V No Connection Out put Enable

is Read/Write memories which consist of an array of flip-flop the memory cell (storage location for 1 each bit of information) consists of a flip-flop or similar devices or similar storage devices

There are two ways of interfacing I/O devices in 8085 based system

1) Memory mapped I/O device. 2) Standard I/O mapped I/O device or Isolated I/O mapping.

You might also like