Scribd Logo
Upload

Welcome to Scribd!

  • Digital Logic Design: Prof D John Pradeep, Assistant Professor, Sense, VIT University

    Uploaded by

    Kapilkoundinya Nidumolu
    12 views10 pages
    This document discusses parallel adders and look ahead carry adders. It introduces parallel adders, which use full adders connected in cascade to add binary numbers, but have the drawback of carry propagation delay. Look ahead carry adders are presented as having the advantage of generating carry signals in parallel to avoid this delay. The session objectives are to design parallel adders and look ahead carry adders, and outcomes are the ability to design these two types of adders.

    Original Description:

    Original Title

    CP1045_02-Sep-2011_RM01

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PPT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document discusses parallel adders and look ahead carry adders. It introduces parallel adders, which use full adders connected in cascade to add binary numbers, but have the drawback of carry propagation delay. Look ahead carry adders are presented as having the advantage of generating carry signals in parallel to avoid this delay. The session objectives are to design parallel adders and look ahead carry adders, and outcomes are the ability to design these two types of adders.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as ppt, pdf, or txt
    12 views10 pages

    Digital Logic Design: Prof D John Pradeep, Assistant Professor, Sense, VIT University

    Uploaded by

    Kapilkoundinya Nidumolu
    This document discusses parallel adders and look ahead carry adders. It introduces parallel adders, which use full adders connected in cascade to add binary numbers, but have the drawback of carry propagation delay. Look ahead carry adders are presented as having the advantage of generating carry signals in parallel to avoid this delay. The session objectives are to design parallel adders and look ahead carry adders, and outcomes are the ability to design these two types of adders.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as ppt, pdf, or txt
    of 10

    Digital Logic Design

    Prof D John Pradeep, Assistant Professor, SENSE, VIT University.

    Session 18
    Session objectives: Introduce the concepts of parallel adder Introduce the concepts of look ahead carry adder Session outcomes: Designing parallel adder and look ahead carry adder

    Teaching points
    Parallel adder explanation Drawbacks of parallel adder Advantage of look ahead carry generation Circuits of parallel adder and look ahead carry adder

    Parallel adder
    A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of the next full adder in the chain

    Parallel adder

    B3

    A3 C3

    B2

    A2

    B1 C2

    A1

    B0
    C1

    A0

    C4

    FA

    FA

    FA

    FA

    C0

    S3

    S2

    S1

    S0

    You might also like