IEEE VLSI 2011

1. Task Migration In Mesh NOCS Over Virtual Point-To-Point Connections 2. An Autonomous Vector/Scalar Floating Point Coprocessor For FPGAS 3. Building a AMBA AHB Compliant Memory Controller 4. A New Double Data Rate Dual Mode Duo Binary Transmitter Architecture 5. Bandwidth Adaptive Hardware Architecture of K-Means Clustering For Video Analysis 6. Design of Digital Filters Using Low Power And Low Area Carry Select Adder 7. 4 bit SFQ Multiplier Based On Booth Encoder 8. High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications 9. Efficient Weighted Modulo 2n+1 Adders By Partitioned Parallel-Prefix Computation And Enhanced Circular Carry Generation 10. Design and Characterization of Parallel Prefix Adders Using FPGAS 11. A New Simplified Method for Error Tolerant Applications 12. High Speed ASIC Design Of Complex Multiplier Using VEDIC Mathematics 13. A Low Power RSA Design for Smart Card 14. Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture 15. A High Speed 32- Bit Signed /Unsigned Pipelined Multiplier 16. LUT Optimization for Memory-Based Computation 17. A Lightweight High-Performance Fault Detection Scheme For The Advanced Encryption Standard Using Composite Fields 18. High Speed Low Power VITTERBI Decoder 19. Implementation and Performance Analysis of Seal Encryption On FPGA, GPU and MultiCore Processors 20. on the Transmission Method for Short Range MIMO Communications

RAIZON TECH, Shree Murugan Complex 78-D Nachippa Street, Behind Erode Bus Stand, Near Thina Thanthi Office, Erode -1. Contact No: 0424-4020143, 8012789404 Website: www.raizon.in Email: manish_sukriya@yahoo.com,info@raizon.in

21. A Scalable LDPC Decoder on GPU 22. Design and Implementation of CORDIC Processor for Complex DPLL 23. Direct Digital Frequency Synthesizer Using No uniform Piecewise-Linear Approximation 24. A Rotation-Based BIST With Self-Feedback Logic to Achieve Complete Fault Coverage 25. Technique of LFSR Based Test Generator Synthesis for Deterministic And Pseudorandom Testing 26. Design of Sequential Elements for Low Power Clocking System

IEEE 2011 VLSI TITLES

RAIZON TECH, Shree Murugan Complex 78-D Nachippa Street, Behind Erode Bus Stand, Near Thina Thanthi Office, Erode -1. Contact No: 0424-4020143, 8012789404 Website: www.raizon.in Email: manish_sukriya@yahoo.com,info@raizon.in