Professional Documents
Culture Documents
MOS Theory
MOS Theory
ECE 261
Krish Chakrabarty
ECE 261
Krish Chakrabarty
Gate Biasing
Source n+ Gate SiO2 n+ Drain Vgs=0: no current flows from source to drain (insulated by two reverse biased pn junctions Vgs>0: electric field created across substrate
Channel
E p-substrate
VSS (Gnd) Electrons accumulate under gate: region changes from p-type to n-type Conduction path between source and drain
ECE 261 Krish Chakrabarty 3
Oxide insulator
Depletion region
Enhancement-mode transistor: Conducts when gate bias Vgs > Vt Depletion-mode transistor: Conducts when gate bias is zero
ECE 261 Krish Chakrabarty 4
ECE 261
Krish Chakrabarty
n+
n+
n-channel p-substrate B
ECE 261 Krish Chakrabarty
Depletion Region
Current-Voltage Relations
S VGS G n+ V(x) + L p-substrate B x VDS D n+ ID
Current-Voltage Relations
ECE 261
Krish Chakrabarty
Current-Voltage Relations
k n: transconductance of transistor W : width-to-length ratio L As W increases, more carriers available to conduct current As L increases, Vds diminishes in effect (more voltage drop). Takes longer to push carriers across the transistor, reducing current flow
ECE 261
Krish Chakrabarty
ECE 261
Krish Chakrabarty
10
Transistor in Saturation
VGS G S n+
-
VGS - VT
n+
ECE 261
Krish Chakrabarty
12
Diffusion Capacitance
ECE 261
Krish Chakrabarty
13
Parasitic Resistances
Polysilicon gate G VGS,eff S RS RD D W LD Drain contact
Drain
RS = (LS/W)R + RC RD = (LD/W)R + RC
ECE 261
Body Effect
Many MOS devices on a common substrate
Substrate voltage of all devices are normally equal
ECE 261
Krish Chakrabarty
15