Scribd Logo
Upload

Welcome to Scribd!

  • FPGA Design Flow & Design Examples: Chih-Peng Fan 1

    Uploaded by

    Jamadagni Thandrangi
    13 views6 pages
    This document outlines the FPGA design flow and provides examples from Communication IC & Signal Processing Lab led by Assistant Professor Chih-Peng Fan. The FPGA design flow involves pre-simulation using module and testbench files in HDL simulation tools. Third party HDL synthesis tools are then used to generate netlist files which undergo placement and routing with constraints. Post-simulation involves generating configure files from the placed design which are downloaded and tested on FPGAs. The document provides 6 pages of information on this process.

    Original Description:

    Original Title

    FPGA-DesignFlow

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document outlines the FPGA design flow and provides examples from Communication IC & Signal Processing Lab led by Assistant Professor Chih-Peng Fan. The FPGA design flow involves pre-simulation using module and testbench files in HDL simulation tools. Third party HDL synthesis tools are then used to generate netlist files which undergo placement and routing with constraints. Post-simulation involves generating configure files from the placed design which are downloaded and tested on FPGAs. The document provides 6 pages of information on this process.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    13 views6 pages

    FPGA Design Flow & Design Examples: Chih-Peng Fan 1

    Uploaded by

    Jamadagni Thandrangi
    This document outlines the FPGA design flow and provides examples from Communication IC & Signal Processing Lab led by Assistant Professor Chih-Peng Fan. The FPGA design flow involves pre-simulation using module and testbench files in HDL simulation tools. Third party HDL synthesis tools are then used to generate netlist files which undergo placement and routing with constraints. Post-simulation involves generating configure files from the placed design which are downloaded and tested on FPGAs. The document provides 6 pages of information on this process.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 6

    Communication IC & Signal Processing Lab

    FPGA Design Flow & Design Examples


    Chih-Peng Fan

    FPGA Design Flow


    Pre-sim
    module.v & testbench.v

    Communication IC & Signal Processing Lab

    HDL simulation (ModelSim,Verilog XL, ..) - module.v - synthesis constrain Third Party HDL synthesis (Synplify, FPGA Express, ..) - *.edif - P&R constrain Placement & Route (Xilinx ISE tools)

    Post-sim

    Xilinx XST synthesizer

    Xilinx cell library

    Time_sim.sdf Time_sim.v

    FPGA configure file generating & Download (Xilinx ISE)

    - *.bit FPGA download & test


    Chih-Peng Fan 2

    Communication IC & Signal Processing Lab

    Chih-Peng Fan

    Communication IC & Signal Processing Lab

    Chih-Peng Fan

    Communication IC & Signal Processing Lab

    Chih-Peng Fan

    Communication IC & Signal Processing Lab

    Chih-Peng Fan

    You might also like