Scribd Logo
Upload

Welcome to Scribd!

  • Hardware Tutorial Solution 06

    Uploaded by

    Taqi Shah
    15 views1 page
    This document summarizes the solutions to problems in a hardware tutorial on digital circuits: 1. It illustrates the state transition diagram for a 4-state Moore machine. 2. It provides the truth tables for a 3-bit synchronous sequential circuit with 3 D flip-flops (Q1, Q2, Q3) and defines the equations for the next state inputs to the flip-flops (D1, D2, D3) in terms of the current state bits and input. 3. It shows the state transition diagram for a circuit with 3 states defined by Q1 and Q3. 4. It verifies that a 3-bit synchronous circuit defined by states 6, 7

    Original Description:

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document summarizes the solutions to problems in a hardware tutorial on digital circuits: 1. It illustrates the state transition diagram for a 4-state Moore machine. 2. It provides the truth tables for a 3-bit synchronous sequential circuit with 3 D flip-flops (Q1, Q2, Q3) and defines the equations for the next state inputs to the flip-flops (D1, D2, D3) in terms of the current state bits and input. 3. It shows the state transition diagram for a circuit with 3 states defined by Q1 and Q3. 4. It verifies that a 3-bit synchronous circuit defined by states 6, 7

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    15 views1 page

    Hardware Tutorial Solution 06

    Uploaded by

    Taqi Shah
    This document summarizes the solutions to problems in a hardware tutorial on digital circuits: 1. It illustrates the state transition diagram for a 4-state Moore machine. 2. It provides the truth tables for a 3-bit synchronous sequential circuit with 3 D flip-flops (Q1, Q2, Q3) and defines the equations for the next state inputs to the flip-flops (D1, D2, D3) in terms of the current state bits and input. 3. It shows the state transition diagram for a circuit with 3 states defined by Q1 and Q3. 4. It verifies that a 3-bit synchronous circuit defined by states 6, 7

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 1

    DOC Course 112: Hardware: Tutorial 6 Solution

    Problem 1
    0
    (1)
    IDLE

    0
    (5)
    ..1101
    arrived

    (2)
    ...1
    arrived
    1

    (4)

    ..110
    arrived

    (3)
    ..11
    arrived

    Problem 2
    Input

    State

    0
    0
    0
    0
    0
    0
    0
    0
    1
    1
    1
    1
    1
    1
    1
    1

    State
    Type
    Idle
    ..1
    . . 11
    . . 110
    . . 1101

    1
    2
    3
    4
    5
    6
    7
    8
    1
    2
    3
    4
    5
    6
    7
    8

    Q3
    0
    0
    0
    1
    1
    1
    1
    0
    0
    0
    0
    1
    1
    1
    1
    0

    Idle
    ..1
    . . 11
    . . 110
    . . 1101

    Q2
    0
    1
    1
    0
    0
    1
    1
    0
    0
    1
    1
    0
    0
    1
    1
    0

    Q1

    State

    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0

    D3

    1
    1
    4
    1
    1
    X
    X
    X
    2
    3
    3
    5
    3
    X
    X
    X

    D2

    0
    0
    1
    0
    0
    X
    X
    X
    0
    0
    0
    1
    0
    X
    X
    X

    D1

    0
    0
    0
    0
    0
    X
    X
    X
    1
    1
    1
    0
    1
    X
    X
    X

    1
    1
    0
    1
    1
    X
    X
    X
    0
    1
    1
    1
    1
    X
    X
    X

    D1
    IQ3

    00
    01
    11
    10

    D2
    IQ3

    00
    01
    11
    10

    D3
    IQ3

    00
    01
    11
    10

    Q2
    00
    X
    1
    1
    X

    Q1
    01
    1
    1
    1

    Q2
    00
    X

    X
    Q2
    00
    X
    1
    X

    X
    X
    1

    10
    1
    X
    X
    1

    Q1
    01

    11

    10

    1
    1

    X
    X
    1

    X
    X
    1

    11
    1
    X
    X

    10

    Q1
    01

    11

    X
    X

    D3 = IQ2'Q1' + I'Q2Q1
    D2 = IQ3' + I Q1
    D1 = Q3 + I'Q2' + IQ2 + Q1'

    Problem 3

    Q3
    Q1

    Out

    Problem 4
    Input

    State

    Q3

    Q2

    Q1

    0
    0
    0
    1
    1
    1

    6
    7
    8
    6
    7
    8

    1
    1
    0
    1
    1
    0

    1
    1
    0
    1
    1
    0

    0
    1
    0
    0
    1
    0

    Next
    State
    1
    5
    1
    1
    3
    7

    D3

    D2

    D1

    0
    1
    0
    0
    0
    1

    0
    0
    0
    0
    1
    1

    1
    1
    1
    1
    1
    1

    The circuit is safe and will not get stuck in states 6,7 or 8

    DoC-112 Hardware Tutorial 6

    Page 3

    You might also like