FIFrH SEMESTER B.TECH.

(ENGINEERING) DEGREE EXAMINATION, DECEMBER 2010

EC/AI/IC
2K 506 D-DIGITAL SYSTEM DESIGN

(b) List the design guide lines that are to be followed while doing a FPGA based implementation. (c) Implement the function

f = a EB b EB c using

a PLD. Also draw the standard

PLD diagram.

(d) In the MAX 7128S CPLD how many macrocells are available? What does the letter s signify ? (e) What are the 4 kinds of Tristate buffers and their tables? (f) Write a short note on general purpose interconnects. (g) Name the most commonly used fault models and explain about each one. (h) What is meant by programmability failures? Explain. (8 x 5 II.

= 40 marks)

(a) Explain different methods of designing a Decade counter for FPGA implementation. Or (b) Explain how a 4 x 4 multiples can be designed and implemented using FPGA.

III.

(a) Draw the simplified schematic of ALTRA MAX 7000 CPLD and explain about each block. Or (b) With the help of simplified FPGA ship. Schematic explain the structure of XILINX XC 4000 series

IV. (a) Design a one to two pulse generator using PLA as specified in the following .table ;S2 0 0 1 1 S1 0 1 0 1 No. of pulses No pulse One Pulse two Pulse don't care

81 and 82 are the two switches depending upon the setting of the switches the circuit will generate either one pulse or two pulses and then return to the reset state. Or

(b) (i) List and explain the guidelines to be followed while designing a system using FPGA. (7 marks) (ii) List the steps involved in the process of convecting the design into FPGA implementation. (8 marks)

v.

(a) Explain: (i) Boundary scan. (ii) Build in self Test.

(b) Derive a table for the circuit in Figure to show the converge of the various stuck-at-O and stuck-at-l faults by the eight possible tests. Find a minimal test set for this circuit.