Professional Documents
Culture Documents
FOR Approval Specification: 47.0" Wuxga TFT LCD Title
FOR Approval Specification: 47.0" Wuxga TFT LCD Title
Product Specification
Title
BUYER MODEL
*When you obtain standard approval, please use the above model name without suffix SIGNATURE DATE
APPROVED BY /
APPROVED BY
SIGNATURE DATE
REVIEWED BY
PREPARED BY
Please return 1 copy for your confirmation with your signature and comments.
Ver. 0.0 Feb. 2 2007
1 / 28
Product Specification
CONTENTS
Number
COVER CONTENTS RECORD OF REVISIONS 1 2 3 3-1 3-2 3-3 3-4 3-5 3-6 4 5 6 7 7-1 7-2 8 8-1 8-2 9 9-1 9-2 9-3 9-4 9-5 9-6 APPENDIX Ver. 0.0 GENERAL DESCRIPTION ABSOLUTE MAXIMUM RATINGS ELECTRICAL SPECIFICATIONS ELECTRICAL CHARACTERISTICS INTERFACE CONNECTIONS SIGNAL TIMING SPECIFICATIONS SIGNAL TIMING WAVEFORMS COLOR DATA REFERENCE POWER SEQUENCE OPTICAL SPECIFICATIONS MECHANICAL CHARACTERISTICS RELIABILITY INTERNATIONAL STANDARDS SAFETY EMC PACKING DESIGNATION OF LOT MARK PACKING FORM PRECAUTIONS MOUNTING PRECAUTIONS OPERATING PRECAUTIONS ELECTROSTATIC DISCHARGE CONTROL PRECAUTIONS FOR STRONG LIGHT EXPOSURE STORAGE HANDLING PRECAUTIONS FOR PROTECTION FILM AI APPLICATION BLOCK DIAGRAM Feb. 2 2007
ITEM
Page
1 2 3 4 5 6 6 8 11 12 13 14 16 20 23 24 24 24 25 25 25 26 26 26 27 27 27 27 28 2 / 28
Product Specification
RECORD OF REVISIONS
Revision No. Revision Date Page Description
Ver. 0.0
Feb. 2 2007
3 / 28
Product Specification
1. General Description
The LC470WU4 is a Color Active Matrix Liquid Crystal Display with an integral Cold Cathode Fluorescent Lamp(CCFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive display type which is operating in the normally black mode. It has a 46.96 inch diagonally measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes. Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot. Therefore, it can present a palette of more than 16.7M(true) colors. It has been designed to apply the 8-bit 2-port LVDS interface. It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut, high color depth and fast response time are important.
SDRAM
MEM CTRL RGB SCL
EEPROM
SDA
Mini-LVDS(RGB)
Timing Controller
(LVDS Rx integrated)
General Features
Active Screen Size Outline Dimension Pixel Pitch Pixel Format Color Depth Luminance, White Viewing Angle (CR>10) Power Consumption Weight Display Mode Surface Treatment
Ver. 0.0
46.96 inch (1192.87mm) diagonal 1096.0(H) x 640.0 (V) x 51 mm(D) (Typ.) 0.5415 mm x 0.5415 mm 1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement 8-bit, 16.7 M colors 500 cd/m2 (Center 1point ,Typ.) Viewing angle free ( R/L 178 (Typ.), U/D 178 (Typ.)) Total 247.2 W (Typ.) (Logic=7.2 W, Inverter= 240 W [VBR-A = 1.65V] ) 16.5 Kg (Typ.) Transmissive mode, Normally black Hard coating(3H), Anti-glare treatment of the front polarizer
Feb. 2 2007 4 / 28
Product Specification
ON/OFF Control Voltage Brightness Control Voltage Operating Temperature Storage Temperature Operating Ambient Humidity Storage Humidity
Note : 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39 Max. and no condensation of water. C
90% 60 60% 50 Humidity [(%)RH] Wet Bulb Temperature [ ] C 40 40% 30 20 10 0 10% Storage
Operation
-20
10
20
30
40
50
60
70
80
Ver. 0.0
Feb. 2 2007
5 / 28
Product Specification
C, Note : 1. The specified current and power consumption are under the VLCD=12.0V, 25 2 fV=60Hz condition whereas mosaic pattern(8 x 6) is displayed and fV is the frame frequency. 2. The current is specified at the maximum current pattern. 3. The duration of rush current is about 2ms and rising time of power input is 1ms (min.).
Mosaic Pattern(8 x 6)
Ver. 0.0
Feb. 2 2007
6 / 28
Product Specification
Table 2. ELECTRICAL CHARACTERISTICS (Continue) Parameter
Inverter : Power Supply Input Voltage Unloading Input Voltage Power Supply Input Voltage Ripple Power Supply Input Current After Aging Before Aging
IBL_A IBL_B
Symbol
VBL
Min
22.8 -0.2 0.0 2.5 -0.3 0(30%) 205 1200 135 150 165 50,000
Values Typ
24.0
Max
26.2 28 0.2 11.0 12.0 12.5 14.0 14 264 290 3.3 5.0 0.8 3.3(100%) 225 1600 155 170 185
Unit
Vdc Vdc Vp-p A A A A A W W Vdc Vdc Vdc V Hz V(rms)
Notes
1 1 VBR-A = 1.65V 1 VBR-A = 3.3V 1 VBR-A = 1.65V 2 VBR-A = 3.3V 2 VBL = 24V VBR-B = 3.3V VBR-A = 1.65V VBR-A = 1.65V 1 VBR-A = 3.3V 1 3
10.0 11.0 11.0 12.0 240 264 1.65 0.0 215 1400 145 160 175
Power Supply Input Current (In-Rush) Power Consumption Brightness Adjust On On/Off Off PWM Duty Ratio Brightness Adj PWM Frequency Output Voltage (VBR-B = 3.3V) Input Voltage for Control System Signals Output Current (VBR-B = 3.3V) Life Time
VBR-A
V on V off
VBR-B
NTSC/PAL Vout
VBR-A = 1.65V
mA(rms) VBR-A = 0.0V mA(rms) VBR-A = 1.65V mA(rms) VBR-A = 3.3V Hrs VBR-A = 0~1.65V 4
Notes : 1. Electrical characteristics are determined after the unit has been ON and stable for approximately 120 minutes at 25 2 The specified current and power consumption are under the typical supply Input voltage C. 24V, it is total power consumption. The ripple voltage of the power supply input voltage is under 0.4 Vp-p. LPL recommend Input Voltage is 24.0V 5%. 2. Electrical characteristics are determined within 30 minutes at 25 2 C. The specified currents are under the typical supply Input voltage 24V. 3. Brightness Control. This VBR-A Voltage control brightness. VBR-A Voltage 0V . 4. Specified Values are for a single lamp which is aligned horizontally. The life Time is determined as the time which luminance of the lamp is 50% compared to that of initial value at the typical lamp current (VBR-A = 1.65V) on condition of continuous operating at 25 2 C 5. The duration of rush current is about 10ms. Function Minimum Brightness (90%) VBR-A Voltage 3.3V Function Maximum Brightness (110%)
Ver. 0.0
Feb. 2 2007
7 / 28
Product Specification
Symbol
GND Reserved (NC) Reserved (NC) Reserved (NC) Reserved (NC) Reserved (NC) LVDS Select VBR_EXT VBR_OUT AI Enable GND RO0N RO0P RO1N RO1P RO2N RO2N GND ROCLKN ROCLKP GND RO3N RO3P Reserved (NC) Reserved (NC) GND
Description
Ground or No connection No connection(Reserved for I2C) No connection(Reserved for I2C) No connection No connection No connection Logic L or NC:LG format,H:DISM External VBR Input VBR Output Logic L Level : Disable Ground FIRST CHANNEL 0FIRST CHANNEL 0+ FIRST CHANNEL 1FIRST CHANNEL 1+ FIRST CHANNEL 2FIRST CHANNEL 2+ Ground FIRST CLOCK CHANNEL CFIRST CLOCK CHANNEL C+ Ground FIRST CHANNEL 3FIRST CHANNEL 3+ No connection (Res for 10Bits) No connection (Res for 10Bits) Ground
No
27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 -
Symbol
GND RE0N RE0P RE1N RE1P RE2N RE2P GND RECLKN RECLKP GND RE3N RE3P Reserved (NC) Reserved (NC) GND GND GND GND GND NC Ground
Description
SECOND CHANNEL 0SECOND CHANNEL 0+ SECOND CHANNEL 1SECOND CHANNEL 1+ SECOND CHANNEL 2SECOND CHANNEL 2+ Ground SECOND CLOCK CHANNEL CSECOND CLOCK CHANNEL C+ Ground SECOND CHANNEL 3SECOND CHANNEL 3+ No connection (Res for 10Bits) No connection (Res for 10Bits) Ground Ground Ground Ground Ground NC Power Supply +12.0V Power Supply +12.0V Power Supply +12.0V Power Supply +12.0V -
Note : 1. All GND(ground) pins should be connected together to the LCD modules metal frame. 2. All VLCD (power input) pins should be connected together. 3. All Input levels of LVDS signals are based on the IEA 664 Standard. 4. Specific pins(pin No. #2~#6, #8~#10) are used for internal data process of the LCD module. If not used, these pins are no connection.
Ver. 0.0
Feb. 2 2007
8 / 28
Product Specification
Table 4. Required signal assignment for Flat Link (NS:DS90C387) Transmitter
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 Pin Name VCC D5 D6 D7 GND D8 D9 D10 VCC D11 D12 D13 GND D14 D15 D16 VCC D17 D18 D19 GND D20 D21 D22 D23 VCC D24 D25 Require Signal Power Supply for TTL Input TTL Input(R7) TTL Input(R5) TTL Input(G0) Ground pin for TTL TTL Input(G1) TTL Input(G2) TTL Input(G6) Power Supply for TTL Input TTL Input(G7) TTL Input(G3) TTL Input(G4) Ground pin for TTL TTL Input(G5) TTL Input(B0) TTL Input(B6) Power Supply for TTL Input TTL Input(B7) TTL Input(B1) TTL Input(B2) Ground pin for TTL Input TTL Input(B3) TTL Input(B4) TTL Input(B5) TTL Input(RSVD) Power Supply for TTL Input TTL Input(HSYNC) TTL Input(VSYNC) Pin 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 Pin Name GND D26 TxCLKIN PWR DWN PLL GND PLL VCC PLL GND LVDS GND TxOUT3+ TxOUT3TxCLKOUT+ TxCLKOUTTxOUT2+ TxOUT2LVDS GND LVDS VCC TxOUT1+ TxOUT1TxOUT0+ TxOUT0LVDS GND D27 D0 D1 GND D2 D3 D4 Require Signal Ground pin for TTL TTL Input(DE) TTL Level clock Input Power Down Input Ground pin for PLL Power Supply for PLL Ground pin for PLL Ground pin for LVDS Positive LVDS differential data output3 Negative LVDS differential data output3 Positive LVDS differential clock output Negative LVDS differential clock output Positive LVDS differential data output2 Negative LVDS differential data output2 Ground pin for LVDS Power Supply for LVDS Positive LVDS differential data output1 Negative LVDS differential data output1 Positive LVDS differential data output0 Negative LVDS differential data output0 Ground pin for TTL TTL Input(R6) TTL Input(R0) TTL Input(R1) Ground pin for TTL TTL Input(R2) TTL Input(R3) TTL Input(R4)
Notes : 1. Refer to LVDS Transmitter Data Sheet for detail descriptions. 2. 7 means MSB and 0 means LSB at R,G,B pixel data
Ver. 0.0
Feb. 2 2007
9 / 28
Product Specification
3-2-2. Backlight Inverter Master (A board) - Inverter Connector : S14B-PH-SMC(manufactured by JST) or Equivalent - Mating Connector : PHR-14 or Equivalent Slave(B,board) - Inverter Connector : S12B-PH-SMC(manufactured by JST) or Equivalent - Mating Connector : PHR-12 or Equivalent Table 5. INVERTER CONNECTOR PIN CONFIGURATION Pin No 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Symbol
VBL VBL VBL VBL VBL GND GND GND GND GND VBR-A VON/OFF VBR-B Open
Description
Power Supply +24.0V Power Supply +24.0V Power Supply +24.0V Power Supply +24.0V Power Supply +24.0V POWER GND POWER GND POWER GND POWER GND POWER GND 0.0V ~ 3.3V 0.0V ~ 5.0V 0.0V ~ 3.3V Open
Master
VBL VBL VBL VBL VBL GND GND GND GND GND VBR-A On/Off VBR-B Open
Slave
VBL VBL VBL VBL VBL GND GND GND GND GND Dont care Dont care -
Note
Notes : 1. Pin 1~10 should connect to master and slave connector 2. GND is connected to the LCDs metal frame. 3. Open : VBR-A = 1.65V 4. Pin#13 can be opened. ( if Pin #13 is open , VBR-B is 3.3V ) 5. Each impedance of pin #11, 12 and 13 is 410 k-ohm,273 k-ohm and 98 k-ohm.
12
<Master>
Ver. 0.0 Feb. 2 2007
<Slave>
10 / 28
Product Specification
Table 7 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal timing should be satisfied with the following specification for normal operation. Table 7. TIMING TABLE for PAL (DE Only Mode)
ITEM Display Period Horizontal Blank Total Display Period Vertical Blank Total ITEM DCLK Frequency Horizontal Vertical Symbol tHV tHB tHP tVV tVB tVP Symbol fCLK fH fV Min 100 1060 25 1105 Min 59.63 55.25 47 Typ 960 140 1100 1080 45 1125 Typ 61.88 56.25 50 Max 240 1200 65 1145 Max 67.5 57.25 53 Unit tclk tclk tclk Lines Lines Lines Unit MHz KHz Hz Note 123.75/2 2200/2 Note
Note : The Input of HSYNC & VSYNC signal does not have an effect on normal operation(DE Only Mode). The performance of the electro-optical characteristics may be influenced by variance of the vertical refresh rate.
Ver. 0.0 Feb. 2 2007 11 / 28
Product Specification
DE, Data
0.7VDD 0.3VDD
DCLK
tCLK
0.5 VDD
Invalid data
Pixel 0,0
Pixel 2,0
Invalid data
Invalid data
Pixel 1,0
Pixel 3,0
Invalid data
DE(Data Enable)
tHFP
DE(Data Enable)
Ver. 0.0
Feb. 2 2007
12 / 28
Product Specification
R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0 Black Red (255) Green (255) 0 1 0 0 0 1 1 1 Dark 0 0 0 1 0 0 0 1 1 1 0 0 0 1 0 0 0 1 1 1 0 0 0 1 0 0 0 1 1 1 0 0 ... 1 1 1 1 0 0 1 1 0 0 1 1 0 0 ... 0 0 Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ... 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 ... 0 0 0 0 0 0 0 1 0 1 1 1 1 1 1 1 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ... 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ... 1 1 1 1 1 1 0 1 0 1 0 0 0 1 1 1 0 0 0 1 0 0 0 1 1 1 0 0 0 1 0 0 0 1 1 1 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 1 1 1 0 0 1 0 0 0 1 0 1 0 1 1 0 0 0 0 1 0 1 0 1 1 0 0 0 0 1 0 1 0 1 1 0 0 ... 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ... 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 0 0 0 0 1 0 1 0 1 1 0 0 0 0 1 0 1 0 1 1 0 0 0 0 0 0 1 0 0 1 1 1 0 1 1 0 1 1 0 0 0 0 0 0 0 1 1 1 0 1 0 0 0 0 0 1 1 1 0 1 0 0 0 0 0 1 1 1 0 1 0 0 ... 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 1 0 0 0 0 0 1 1 1 0 1 0 0 0 0 0 1 1 1 0 1 0 0 0 0 0 1 1 1 0 1 0 0
Basic Color
Blue (255) Cyan Magenta Yellow White RED (000) RED (001)
RED
GREEN
BLUE
Ver. 0.0
Feb. 2 2007
13 / 28
Product Specification
90%
90% 10%
0V
10%
T1 T2
T5 T6
T7
Valid Data
T4 T9
Option Signal
Lamp ON Power for Lamp Table 9. POWER SEQUENCE Parameter T1 T2 T3 T4 T5 T6 T7 T8 T9 Note : Value Min
0.5 0.5 200 200 0.5 0.01 1.0
Typ
0 < T8 < T2 0 < T9 < T5
Max
10 50 50 300 -
Unit
ms ms ms ms ms ms s ms ms
1. Please avoid floating state of interface signal at invalid period. 2. When the interface signal is invalid, be sure to pull down the power supply VLCD to 0V. 3. Flicker would come out when power on-off(T7=under 2s) is tested over several ten-times. 4. The case when the T2/T5 exceed maximum specification, it operates protection pattern(Black pattern) till valid signal inputted. There is no reliability problem. 5. The T3/T4 is recommended value, the case when failed to meet a minimum specification, abnormal display would be shown. There is no reliability problem.
Feb. 2 2007 14 / 28
Ver. 0.0
Product Specification
3-6-2. Sequence for Inverter
24V (typ.) 90%
T1 T2
T7
T5
T3
T2
Inverter ON/OFF
Lamp ON
T4
T4
VBR-B
VBL(Typ.) x 0.85
Notes : 1. T1 describes rising time of 0V to 24V and is not applied at restarting time. 2. T4(max) is less than T2. 3. In T7 section, VBR-B should be 3.3V (Max). 4. When VBL[24V] is supplied always, there is no reliability problem.
Ver. 0.0 Feb. 2 2007 15 / 28
Product Specification
4. Optical Specification
Optical characteristics are determined after the unit has been ON and stable for approximately 30 min in a dark environment at 25 2 The specified optical values are measured at an approximate 50cm distance C. from the LCD surface on condition that viewing angle of and equal to 0 . FIG. 1 shows additional information concerning the measurement equipment and method. Optical Stage(x,y) LCD Module Pritchard 880 or equivalent
50cm FIG. 1 Optical Characteristic Measurement Equipment and Method Table 11. OPTICAL CHARACTERISTICS
Ta= 25 2 VLCD=12.0V, fV=60Hz, Dclk=148.5MHz, VBR-A=3.3V, VBR-B=3.3V C,
Parameter
Contrast Ratio Surface Luminance, white Luminance Variation Response Time (Gray-to-Gray) RED GREEN Color Coordinates [CIE1931] BLUE WHITE Viewing Angle (CR>10) x axis, right(=0 ) x axis, left (=180 ) y axis, up (=90 ) y axis, down (=270 ) Gray Scale Ver. 0.0
Symbol
CR CR With AI LWH WHITE TrR , TrD Rx Ry Gx Gy Bx By Wx Wy 5P
Value Min
700 1400 400
Typ
1000 2000 500
Max
-
Unit
Note
1
cd/m2 1.3 16 ms
2 3 4
8 0.638 0.340 0.279 Typ -0.03 0.611 0.146 0.062 0.279 0.292
Typ +0.03
r l u d
85 85 85 85
89 89 89 89
6 degree 5
Feb. 2 2007
16 / 28
Product Specification
Note : 1. Contrast Ratio(CR) is defined mathematically as : CR = The Maximum Value of CRn Surface Luminance with all white pixels CRn = Surface Luminance with all black pixels Measure Position : 5-point. See FIG. 2 for more information 2. Surface Luminance(LWH) is the luminance value measured at an approximate 50cm distance from the center 1-point of LCD surface as all pixels displaying white. See FIG. 2 for more information. 3. The variation of surface luminance , WHITE is defined as : WHITE(5P) = Maximum(Lon1,Lon2, Lon3, Lon4, Lon5) / Minimum(Lon1,Lon2, Lon3, Lon4, Lon5) Where Lon1 to Lon5 are the luminance with all pixels displaying white at 5 locations . For more information, see the FIG. 2. 4. Response time is defined as the required time for the transition from G(N) to G(M) (Rise Time, TrR) and from G(M) to G(N) (Decay Time, TrD). For additional information see the FIG. 3. (N<M) 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD module surface. For more information, see the FIG. 4. 6. See Table 12 for gray scale specification
Product Specification
Measuring point for surface luminance & measuring point for luminance variation.
H A
B V
A : H / 4 mm B : V / 4 mm
H : 1039.68 mm V : 584.82 mm
@ H,V : Active Area
Response time is defined as the following figure and shall be measured by switching the input signal for Gray(N) and Gray(M).
T rR 100 90
T rD
Optical Response
Ver. 0.0
Feb. 2 2007
18 / 28
Product Specification
Normal E Y = 90 , Up
= 180 , Left
= 0 , Right
= 270 , Down
Ver. 0.0
Feb. 2 2007
19 / 28
Product Specification
5. Mechanical Characteristics
Table 13 provides general mechanical characteristics. Table 13. MECHANICAL CHARACTERISTICS Item Horizontal Outline Dimension Vertical Depth Horizontal Bezel Area Vertical Horizontal Active Display Area Vertical Weight Surface Treatment 584.82 mm 16.5 Kg (Typ.) Hard coating(3H) Anti-glare treatment of the front polarizer 593.0 mm 1039.68 mm Value 1096.0 mm 640.0 mm 51.0 mm 1049.0 mm
Note : Please refer to page21 and 22 for mechanic drawings in terms of tolerance.
Ver. 0.0
Feb. 2 2007
20 / 28
Product Specification
<FRONT VIEW>
Ver. 0.0
Feb. 2 2007
21 / 28
Product Specification
<REAR VIEW>
Ver. 0.0
Feb. 2 2007
22 / 28
Product Specification
6. Reliability
Table 14. ENVIRONMENT TEST CONDITION No.
1 2 3 4
Test Item
High temperature storage test Low temperature storage test High temperature operation test Low temperature operation test Ta= 50 240h C Ta= -20 240h C Ta= 40 50%RH C Ta= 0 C 240h
Condition
240h
Wave form : random Vibration level : 1.0G RMS Bandwidth : 10-300Hz Duration : 30 min for X,Y,Z axis One time each direction Shock level :50G(X,Y axis) , 35G(Z axis) Waveform : half sine wave, 11ms Direction : X, Y, Z One time each direction Ta= 40 90%RH C, 0 - 14,000 feet(4267.2m) 0 - 40,000 feet(12192m)
Ver. 0.0
Feb. 2 2007
23 / 28
Product Specification
7-2. EMC
a) ANSI C63.4 Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHz. American National Standards Institute(ANSI), 1992 b) C.I.S.P.R. Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. International Special Committee on Radio Interference. c) EN 55022 Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. European Committee for Electrotechnical Standardization.(CENELEC), 1998 ( Including A1: 2000 )
Ver. 0.0
Feb. 2 2007
24 / 28
Product Specification
Note 1. YEAR
Year Mark 2001 1 2002 2 2003 3 2004 4 2005 5 2006 6 2007 7 2008 8 2009 9 2010 0
2. MONTH
Month Mark Jan 1 Feb 2 Mar 3 Apr 4 May 5 Jun 6 Jul 7 Aug 8 Sep 9 Oct A Nov B Dec C
b) Location of Lot Mark Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.
Ver. 0.0
Feb. 2 2007
25 / 28
Product Specification
9. Precautions
Please pay attention to the followings when you use this TFT LCD module.
Product Specification
9-5. Storage
When storing modules as spares for a long time, the following precautions are necessary. (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5 and 35 at normal humidity. C C (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
Ver. 0.0
Feb. 2 2007
27 / 28
Product Specification
PCB Control UT VBR_O (9pin) ble AI_Ena ) in H (10p r Inverte lave) (S (12pin) r Inverte ter) (Mas (14pin)
VBR_B
System LCM
(13pin)
Ver. 0.0
Feb. 2 2007
28 / 28