Scribd Logo
Upload

Welcome to Scribd!

  • 120 views

    VLSI Layout Problems

    Uploaded by

    Mohamed
    The document provides instructions for designing and analyzing various CMOS logic gates. It includes tasks like sketching transistor-level schematics, stick diagrams, estimating area from stick diagrams, drawing layouts using unit-sized transistors, comparing layout size to estimated area, identifying structures from layouts, sketching cross-sectional views, drawing schematics from layouts, and optimizing layouts for XOR gates. The document contains 10 problems involving these types of analysis for compound logic gates, carry lookahead adders, and XOR gate implementations.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content

    You might also like

    VLSI Layout Problems

    Uploaded by

    Mohamed
    120 views4 pages
    The document provides instructions for designing and analyzing various CMOS logic gates. It includes tasks like sketching transistor-level schematics, stick diagrams, estimating area from stick diagrams, drawing layouts using unit-sized transistors, comparing layout size to estimated area, identifying structures from layouts, sketching cross-sectional views, drawing schematics from layouts, and optimizing layouts for XOR gates. The document contains 10 problems involving these types of analysis for compound logic gates, carry lookahead adders, and XOR gate implementations.

    Original Description:

    VLSI Layout problems

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document provides instructions for designing and analyzing various CMOS logic gates. It includes tasks like sketching transistor-level schematics, stick diagrams, estimating area from stick diagrams, drawing layouts using unit-sized transistors, comparing layout size to estimated area, identifying structures from layouts, sketching cross-sectional views, drawing schematics from layouts, and optimizing layouts for XOR gates. The document contains 10 problems involving these types of analysis for compound logic gates, carry lookahead adders, and XOR gate implementations.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    120 views4 pages

    VLSI Layout Problems

    Uploaded by

    Mohamed
    The document provides instructions for designing and analyzing various CMOS logic gates. It includes tasks like sketching transistor-level schematics, stick diagrams, estimating area from stick diagrams, drawing layouts using unit-sized transistors, comparing layout size to estimated area, identifying structures from layouts, sketching cross-sectional views, drawing schematics from layouts, and optimizing layouts for XOR gates. The document contains 10 problems involving these types of analysis for compound logic gates, carry lookahead adders, and XOR gate implementations.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 4

    1.

    ConsiderthedesignofaCMOScompoundORANDINVERTgatecomputing =
    (o + b). c

    a. sketchatransistorlevelschematic
    b. sketchastickdiagram
    c. estimatetheareafromthestickdiagram
    d. Drawthelayoutusingunitsizedtransistors
    e. comparethelayoutsizetotheestimatedarea
    2. ConsiderthedesignofaCMOScompoundORORANDINVERTgatecomputing =
    (o + b). (c + J)

    a. sketchatransistorlevelschematic
    b. sketchastickdiagram
    c. estimatetheareafromthestickdiagram
    d. Drawthelayoutusingunitsizedtransistors
    e. comparethelayoutsizetotheestimatedarea
    3. AcarrylookaheadaddercomputesG=G3+P3(G2+P2(G1+P1G0)).Considerdesigninga
    compoundgatetocomputeG.
    a. sketchatransistorlevelschematic
    b. sketchastickdiagram
    c. estimatetheareafromthestickdiagram
    4. Forthefollowingschematic
    a. Whatfunctiondoesitimplement
    b. Sketchastickdiagram
    c. estimatetheareafromthestickdiagram
    d. Drawthelayoutusingunitsizedtransistors
    e. comparethelayoutsizetotheestimatedarea

    5. Forthelayoutshowninfigure::
    a. Whatstructuredoesitrepresent
    b. Calculatetheminimumwidthandlengthofthelayout

    6. SketchthecrosssectionalviewsofthelayoutsshowninFigureattheindicated
    locations

    7. Sketch the schematic corresponding to the layout seen below. Label all four terminals of the
    MOSFET in your schematic and comment on how the body of the MOSFET is tied to ground. Which
    terminal, of the MOSFET, would you label the drain and which would you label the source? Why?

    8. Sketch the corresponding schematic for the following layout. Make sure the body connections of
    the MOSFETs are clearly seen in your schematic.

    FigureA5.1 Sketchingaschematicfromalayout.
    T
    o

    g
    r
    o
    u
    n
    d

    nselect
    ToVDD
    pselect
    nwell
    FigureA5.2 Sketchingaschematicfromalayout.
    nselect
    pselect
    10
    2
    Toground
    In
    nselect
    Out
    nwell
    18
    15
    pselect
    9. ThestraightforwardCMOSimplementationoftheXORgate( = o b)employs
    invertergatestoimplementoandb

    .ThefollowingrealizationoftheXORgate
    eliminatestheneedtosuchinvertersandresultsinareducedareagate.
    = ob + ob

    = ob + (o + b)

    a. sketchatransistorlevelschematicfotthestraightforwardCMOS
    implementationofXOR( = ob

    + ob),andthepreviousrealization
    b. sketchastickdiagramforbothXORrealizations
    c. DrawanoptimizedlayoutforbothXORrealizationsusingunitsizedtransistors
    10. YouneedtopacticesolvingpreviousVLSIexamsforyears20082012.

    You might also like