(ENH) Novos Periféricos Avançados Da Linha Enhanced Core Microchip

ENH
Novos Perifricos da Linha Enhanced Core Microchip
2011 Microchip Technology Incorporated. All Rights Reserved.
Slide
Objetivos
Entender o que Enhanced Core Entender o funcionamento dos novos perifricos bem como algumas provveis aplicaes Verificar como esses perifricos podem reduzir o tempo de projeto e tambm reduzir custo
2011 Microchip Technology Incorporated. All Rights Reserved. Slide 2
Agenda
Introduo s famlias Mid Range e Enhanced core Desbravando o novos perifricos NCO, CWG e CLC Aplicaes para DAC, T1G e Temperature Indicator Consideraes finais Sorteios
Introduo s famlias Mid Range e Enhanced Core
Slide
Mais Nem Sempre Melhor!
Slide
Resposta para a pergunta !
Entender o problema PRIMEIRAMENTE !!!
depois encontrar a soluo APLICVEL

Crescimento do portiflio
8-bit
900 800 700 600 500 400 300 200 100 0 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011
16-bit
32-bit
8-bit PIC Arquiteturas

128 Memory (Kbytes) 64 32 16 8 4 2 1
MMid Mid-Range &
PIC18 Architecture H
8-bit Data 16 16-bit Instruction
Enhanced MidMid -Range

PIC18F
PIC16F PIC12F PIC10F

6 8 14 18 28 Pins
Baseline B
40
64
84
Slide 8
100
Microcontrolador de 8bits
Baseline
Pin count Instructions Interrupt Priority Performance Program Memory Data Memory
MidMid -Range
8 - 64 35 (14(14-bit) Single (Multi (Multi-Source) 5 MIPS Up to 14KB Up to 368bytes
Excellent for cost effective mixed signal interface Low-to-high levels of peripheral integration applications
Enhanced MidMid -Range

8 - 64 49 (14(14-bit)
Single (Multi(Multi-source) (Hardware Context Save)
PIC18 Architecture
18 - 100 75 - 83 (16(16-bit)
Multiple (Multi (Multi-source) (Hardware Context Save)
6 - 32 33 (12(12-bit) None 5 MIPS Up to 3KB Up to 138bytes

Small, cost-effective solutions Disposable electronics Add intelligence to existing mechanical functions
8 MIPS Up to 28KB Up to 1KB

Improved Performance & Code Density Faster Interrupt response Increased Memory & Peripheral integration
10 10-16 MIPS Up to 128KB Up to 4KB

High performance involved applications Advanced communication Hardware single cycle Multiplier
Slide
Lista de perifricos
FLASH Device 6-pin PIC10(L)F320 PIC10(L)F322 8-pin PIC12(L)F1501 1.75K 64 6 4x 10-bit 1 2 4 2/1 448 896 64 64 4 4 3x 8-bit 3x 8-bit 1 1 2 2 2/0 2/0
(Bytes)
RAM
(Bytes)
I/O Pins
ADC
Comp.
5-bit DAC
Comms.
CWG, NCO, CLC Temp Ind PWM
8-/16-bit Timers
14-pin PIC16(L)F1503 20-pin PIC16(L)F1507 PIC16(L)F1508 PIC16(L)F1509 3.5K 7K 14K 128 256 512 18 18 18 12x 10-bit 12x 10-bit 12x 10-bit 2 2 EUSART, MI2C, SPI EUSART, MI2C , SPI 2 4 4 4 4 4
Slide 10
3.5K
128
12
8x 10-bit
MI2C , SPI
2/1
2/1 2/1 2/1
Novos produtos
16F19XX
PIC12/16FXXXX High Performance Enh. Peripherals Enh. X14 Core 28 kB, 32 MHz 28 64 Pins LCD, 5xPWMs
12/16F182X
Enh. X14 Core 14 kB, 32 MHz 8 20 Pins Multi-PWM -MSSP
12/16F184X
Enh. X14 Core 14 kB, 32 MHz 8/18 Pins Multi-PWM -MSSP
16F72X
PIC10/12/16FXXX General Purpose Low Cost X14 Core 3.5-14kB, 28/40 Pin Low Power Low Cost
16F720/1
X14 Core 3.5-7kB, 20 Pin Low Power Low Cost
10F32X
X14 Core 0.5-1kB, 6 Pin PWM, NCO, CLC, CWG
16F151X
PIC16F1XXX General Purpose Low Cost Enh. X14 Core 14-28kB, 28-40 Pin Low Power Low Cost
16F152X
Enh. X14 Core 14-28kB, 64 Pin Low Power Low Cost
12/16F150X
Next Generation
Enh. X14 Core 1.7-14kB, 8-20 Pin PWM, NCO, CLC, CWG
NCO CLC CWG Temperature Indicator
PIC12F16FXXXX Advanced Analog, Specialize Peripherals
16F190X
Enh. X14 Core 3.5-14kB, 28/40 Pin Low Power LCD
12F752
X14 Core Fast Comp Low side DAC Output Gen.
16F178X Enh. X14 Core

32 MHz, 28-40 Pin 12 Bit, Opamps, PSMC, Fast Comp
Time
Encapsulamentos
6-pin PIC10F320 / PIC10F322
2X3 DFN SOT-23 PDIP
8-pin PIC12F1501 14-pin PIC16F1503
2x3 DFN
MSOP
SOIC
PDIP
3x3 QFN
TSSOP
SOIC
PDIP
20-pin PIC16F1507 / PIC16F1508 / PIC16F1509
4x4 QFN
SSOP
SOIC
PDIP
PIC10F320/322 e PIC16F1507 disponveis para consumo PIC1XF1501/1503/ amostras disponveis PIC16F1508/1509 estaro disponveis no prximo semestre Datasheets dos produtos e informaes adicionais: http://www.microchip.com/8bit
Lista de Perifricos
CWG Gerador de formas de ondas complementares
PIC10F32x, PIC12F150x/151x
COG Gerador de sadas complementares

PIC12F752
8b DAC Conversor digital analgico

PIC16F178x
5b DAC Conversor digital analgico

PIC12F752
NCO Oscilador Controlado Numericamente

PIC10F32x, PIC12F150x
PSMC Controlador chaveado controlado

PIC16F178x
CLC Clulas lgicas configurveis

PIC10F32x, PIC12F150x
Indicador de Temperatura
PIC10F32x, PIC16F72x, PIC1xF15xx, PIC16LF190x, PIC16F182x, PIC16F178x, PIC16F193x/4x
T1 Gate Gate do timer 1

PIC12F150x/151x, PIC16F61x Family, PIC16F690 Family, PIC16F72x, PIC16F182x/4x, PIC16F88x, PIC16F193x/4x, PIC18K22
Oscilador Controlado Numericamente (NCO)
Slide
14
Controle Linear da Frequncia?

Algumas aplicaes requerem um controle de frequncia extremamente preciso
Lmpadas Florescente & Neon operam eficientemente a uma especfica frequncia Alarmes de Incndio devem emitir os tons conforme regulamentaes locais
Slide
15
NCO
O que ele faz?
um timer que usa o estouro da adio de um valor incremental e um valor no acumulador para gerar uma desejada frequncia. Em outras palavras: Gera uma sada controlada pela variao frequncia que pode ser ajustada com alta preciso.
Modos de operao:
Duty Cycle Fixo (FDC) Frequncia pulsante(PF)
NCO
Vocs no poderiam ter utilizado um contador para fazer isso, como num PWM?
Sim, mas a vantagem deste mtodo de adio que a resoluo da diviso no varia com o valor do divisor. Alm disso a resoluo do mdulo PWM muito baixa para variaes na frequncia.
Slide
17
NCO
Valor incremental = Se mantm constante Acumulador = 220 = 0 65,535
FNCO
FNCO =
FOSC
Resol. Acum.
Valor Incremental
Portanto d a voc uma mudana linear na frequncia do NCO.
Valor incremental
PR2 no constante PR2 = TMR2 = 0 255
FPWM
FPWM =
FOSC
4 ( PR2 + 1 )
Isso d a voc uma mudana no linear na frequncia do NCO.
TMR2
Slide
18
NCO
t0 t1 t7f
Acc = 0, buffer = 2 Acc = 2, buffer = 2 Acc = fd, buffer = 2 Soma = ff Soma = 2 Soma = 4 ESTOURO
Slide
19
NCO
Modo de duty-cicle fixo
NCO Clk
NCO Increment Value 16 bits NCO Accumulator Value 20 bits

0000h 4000h 8000h C000h
4000h
1 0000h
1 4000h
1 8000h
1 C000h
2 0000h
2 4000h
Overflow
Interrupt Event
NCO Output FDC Mode
Slide
20
NCO
Modo de frequncia pulsante
NCO Clk
NCO Increment Value 16 bits NCO Accumulator Value 20 bits

0 0000h 0 4000h 0 8000h 0 C000h
4000h
1 0000h
1 4000h
1 8000h
1 C000h
2 0000h
2 4000h
Overflow Interrupt Event
NxPWS = 000
NCO Output PF Mode
NxPWS = 001
NxPWS = 010 (and so on to 111)
Slide
21
Sintetizando (NCO)
Oscilador com capacidade de verdadeiro controle linear da Frequncia
Caractersticas principais: At 20-bits de resoluo da frequncia Fonte independente de 16MHz 16bits para controle numrico da frequncia
500 kHz max sada 15 Hz por incremento 2 modos de sada Fixo 50% Duty Cycle (FDC) Frequncia pulsante (PFM)
Aplicaes: Lmpadas florescentes Gerador de tom Alarme de Incndio Benefcios: Controle linear Melhorada resoluo
Valor Incremental F F F F Numrico Clock
NCO
Increment (16bit) Accumulator (20bit) Overflow Output Generation
FDC
or Output
PFM
Disponvel nos : PIC10F32X & PIC1XF150X

NCO Exemplo de Aplicao
Slide
23
NCO Aplicao
Proximity Sensor
ADC
Speaker
Increment value
Frequency
NCO
Slide
24
Gerador de Formas de Ondas Complementares (CWG)
Slide
25
Introduo ao PWM
Slide
26
Evoluo do PWM
1st Generation 2nd Generation 3rd Generation
+ Phase Control + Blanking Control - Capture/Compare + Selectable Input Sources
COG
Complementary Output Generator
CWG
+ PWM Steering
ECCP+
Enhanced Compare/Capture PWM PWM Steering Complementary Outputs Dead-band Control Polarity Control Auto-shutdown/restart
ECCP
+ Complementary Outputs + Dead-band Control + Polarity Control + Auto-shutdown + Auto-restart
Enhanced Compare/Capture PWM Complementary Outputs Dead-band Control Polarity Control Auto-shutdown/restart
Phase Control Blanking Control Complementary Outputs Complementary Outputs Dead-band control Polarity Control Dead-band control Auto shutdown/restart Polarity Control Selectable Inputs Auto shutdown/restart Selectable Inputs Complementary Waveform Generator
NCO
- Capture/Compare + High Performance
Numerically Controlled Oscillator Linear Frequency Control
CCP
Compare/Capture PWM
PWM
- Capture/Compare + Smaller & Lower Cost
Stand-alone Smaller / Lower cost
Slide
27
Gerador de formas de ondas complementares

O que ele faz?
Ele gera uma forma de onda e produz uma forma de onda complementar com delay de dead-band e capacidades de auto-shutdown e de seleo de fontes de entrada.
PWM1/2 NCO1 LC1OUT Fosc HFINTOSC CWG1FLT(INTpin) LC1OUT
CWG
CWG1A
Comp Output
Dead band Control Selectable Clock
CWG1B
Auto Shutdown
Slide
28
Slide
29

O que o Controle de Dead-Band faz?
Ele evita um overlapping entre os sinais de saida para prevenir um curto-circuito nos dispositivos chaveadores; 2 contadores de 6-bit (64 counts of delay) Borda de subida do sinal de entrada Borda de descida do sinal de entrada
CWG Clk PWM1
CWGxA CWGxB
Rising Edge Dead-band Falling Edge Dead-band Rising Edge Dead-band Falling Edge Dead-band
Slide
30

O que o Controle de Auto-Shutdown faz ?
Ele sobrescreve a sada do CWG permitindo uma seguro desligamento do circuito. Sobrescrita (condies de desligamento) Gerao por software Entrada Externa 1. nCWG1FLT pin 2. LC1OUT O estado de shutdown pode ser liberado automaticamente ou ser mantido at a liberao da causa que o gerou. Reincio Controlado por software (deve ser feito no cdigo) Auto-Reincio

Auto-Shutdown sem usar Auto-Restart
Slide
32

Auto-Shutdown usando Auto-Restart
Slide
33
CWG Exemplo de Aplicao
Slide
34

5V Voltage Regulator MOSFETs
Programming Header
Phototransistor
PIC12F683
Slide
35
Slide
36

High Side Drive
VBUS
Half Bridge
Micro Controlled
SW1 ON
Forward
Micro Controlled
OFF SW2
D1
Motor
Slide
37

VBUS
High Side Drive
Half Bridge
Micro Controlled
SW1 OFF
Brake
D1
Micro Controlled
ON SW2
Motor
Slide
38

High Side Drive
VBUS
Half Bridge
Micro Controlled
SW1 ON
Warning
D1
Micro Controlled
ON SW2 Motor
Slide
39

CWG Clk PWM1
CWGxA CWGxB
Rising Edge Dead-Band Falling Edge Dead-Band Rising Edge Dead-Band Falling Edge Dead-Band
Slide
40

+4.3 V
PHOTO
Brake
Brake
RA3
VPP
Drive
Slide
41
Sintetizando (CWG)
Formas de ondas-complementares no coincidentes com capacidades estendidas Principais Caractersticas: Aplicaes: Auto Shutdown & Restart Circuitos Half-bridge Controle de Polaridade e Dead Band Controle de Motor Controles independentes de Benefcios: descida e subida Funciona com diversos perifricos Varias fontes de entrada: Poucos componentes externos Comparadores, PWM, CLC, NCO At 16MHz para melhor resoluo
Available on: PIC10F32X & PIC1XF150X

Slide 42
Clulas Lgicas Configurveis (CLC)
Slide
43
Recordando Portas Lgicas
Slide
44
Recordando Flip-Flops
Slide
45
Clulas Lgicas Configurveis

O que este perifrico faz?
Integra diversas entradas utilizando diversas lgicas diferentes
Seleciona qualquer combinao entre 8 sinais de entrada Reduz as entradas para 4 combinaes de linhas lgicas Permite selecionar 8 diferentes sadas para funes
Prov uma lgica programvel que opera independentemente das limitaes de execuo de software
Slide
47

Configurao dos Perifricos Quatro estgios para o controle do fluxo de dados do CLC : 1. Seleo da Entrada de Dados 2. Gates dos Dados 3. Seleo da Funo Lgica 4. Controle da Sada
Slide
48
Slide
49
Slide
50

Data Input lcd1 D1S
000 001 010 011 100
lcd2 D2S
000 001 010 011 100 101 110
lcd3 D3S
000
lcd4 D4S
000 001 010
CLC 1
CLC1N0 CLC1IN1 CLC1IN2 PWM1 PWM2 NCO1 Fosc LFINTOSC
Seleo de Entrada de Dados

Selecione a entrada desejada utilizando Tabela de Seleo de Entradas de Dados do CLC e os registradores CLCxSEL0 e CLCxSEL1.
CLCxIN[0] CLCxIN[1] CLCxIN[2] CLCxIN[3] CLCxIN[4] CLCxIN[5] CLCxIN[6] CLCxIN[7]
001
010 011 100 101 110 111
011
100 101 110 111
101
110 111
111
CLCxSEL0
LCxD2S<2:0>
LCxD1S<2:0>
1
CLCxSEL1
1
LCxD4S<2:0>
0
LCxD3S<2:0>
Slide
51
Slide
52

Slide
53

Seleo do Gate de dados
Habilite as estradas escollhidas para o Gate Determinado utilizando os registradores CLCxGLS0, CLCxGLS1, CLCxGLS2, CLCxGLS3.
CLCxGLS0 Gate 1 logic select
LCxG1D4T LCxG1D4N LCxG1D3T LCxG1D3N LCxG1D2T LCxG1D2N LCxG1D1T LCxG1D1N
T = True (Non-inverted) N = Negated (Inverted)



Slide
54
Configurable Logic Cell
Slide
55

Selecione a polaridade dos gates de saida Utilizando os bits LCxG1POL, LCxG2POL, LCxG3POL, e LCxG4POL do registrador CLCxPOL e a tabela Do Gate Lgico. CLCxGLS0 0x55 0x55 0xAA 0xAA 0x00 0x00
CLCxPOL LCxPOL LCxG4POL LCxG3POL LCxG2POL LCxG1POL
LCxGyPOL 1 0 1 0 0 1
Gate Logic AND NAND NOR OR Logic 0 Logic 1

Slide
56

OR NOR
1 0
Slide
57


Slide
58

NAND AND
1 0
Slide
59


Slide
60

Logic 1 0
1 0
Slide
61

Slide
62
Slide
63

Seleo da Funo Lgica
Selecione a Funo Lgica desejada usando os bits LCxMODE<2:0> do registrador CLCxCON. 000 = Cell is AND OR 001 = Cell is OR XOR 010 = Cell is 4 Input AND 011 = Cell is S-R Latch 100 = Cell is 1 Input D Flip-Flop with S and R 101 = Cell is 2 Input D Flip-Flop with R 110 = Cell is J-K Flip-Flop with R 111 = Cell is 1 Input transparent latch with S and R
Slide
64

Slide
65
Slide
66
CLC Ferramenta de Desenvolvimento
Slide
67
CLC Software
Slide
68
CLC Software
Slide
69
CLC Software
Slide
70
CLC Software
Slide
71
CLC Software
Slide
72
CLC Software
Data Gating
Enable the chosen inputs through the desired gates using the CLCxGLS0, CLCxGLS1, CLCxGLS2, CLCxGLS3 registers.
T = True (Non-inverted) N = Negated (Inverted)



Slide
73
CLC Software
Slide
74
CLC Software
Slide
75
CLC Software
Data Gating cont.
Select the gate output polarities using the LCxG1POL, LCxG2POL, LCxG3POL, and LCxG4POL bits of the CLCxPOL register and the Data Gating Logic Table. CLCxGLS0 0x55 0x55 0xAA 0xAA 0x00 0x00

Slide
76
CLC Software
Slide
77
CLC Software
Slide
78
CLC Software
Save ASSY code Save C code Load code
Slide
79
Sintetizando (CLC)
Facilidade para criar uma lgica combinacional e sequencial Lgica Configurvel pelo usurio
CLC Configuration GUI AND/OR/XOR/NOT/NAND/NOR/XNOR D & JK Flip-flops, D & SR Latchs 16 entradas por mdulo 1 pino de sada
Funes Lgicas Combinacionais

Funes de Estado / Clock Entradas Internas ou Externas Operao em modo sleep
I/Os
I/Os Registers Peripherals
Registers
Peripherals
CLC Configuration GUI
Benefcios Aumenta a interconexo dos perifricos e I/Os Integra funes de hardware e software otimizando rea da placa (mini-PLD) Controle por Software da Lgica Combinational / Sequencial Economiza espao na Flash e libera o processamento para outras tarefas
CLC Exemplo de Aplicao
Slide
81
Exemplos de Aplicaes (CLC) Examplo de Aplicaes

Modulao de dados Sequenciamento de potncia Manchester/irDA Encoder Fontes chaveadas Regulador Boost com feedback Sequenciamento de eventos Condicionamento de sinais Lgica de propsito geral Circuitos configurveis
PIC Microcontroller CLC1

CLC1OUT
CLC2
CLC2OUT
TMR2:PR2 Match
L1POL
Ex: Modulador de dados - Phase Shifted

Lgicas Combinacionais e Sequenciais podem facilmente ser desenvolvidas utilizando este perifrico integrado
CLC Motor de passo
Slide
83
DAC T1G Indicador de Temperatura
Slide
84
5-bits Conversor DigitalAnalgico (DAC)
VDD VSRC+ = 2V
VREF+
R(31) R(30)
R(31) Limited Range R(30)
62.5mV 4.0mV Comparador Vout ADC FVR DACOUT
Topologia de escada de resistores 32 voltage steps: R(0) R(31) DAC Sadas para: Comparador ADC Referncia fixa de tenso(FVR) Pino DACOUT 2 Modos de operao:
Full Range
R(1) R(0)
Sada Full Range Wide Voltage Range
Vout (Step Resolution @ 2V) = 62.5 mV
Seleo de Resoluo de Tenso

Sada de Range Limitado Resoluo melhor prximo do GND
Vout (Step Resolution @ 2V) = 4.0 mV

Slide 85
Indicador de Temperatura
Medidor de temperatura integrado para qualquer aplicao Internamente conectado ao ADC Medidas entre -40 C & 85 C V Preciso dependente do Enable Temperature # de pontos de calibrao Mode Indicator Mtodo de tenso utilizado V valor do ADC varia com a temperatura Preciso tpica +/- 5 C Application Note: AN1333
DD SS
VDD
ADC
Temperature based ADC Result
VSS
Benefcios Medidor de temperatura de baixo custo Sem necessidade de hardware externo Aumento da preciso do RTC sobre Temperatura
ADC Result
Calibration #1
Calibration #2
Temperature Range (-40 C to 85 C)

Slide 86
Timer 1 (T1G)
Medidor de durao de um sinal de entrada qualquer
Controle de Start/Stop do clock 16 bit Timer 1 (TMR1) Fontes de Clock
Internal Oscillator Internal Oscillator divide by 4 Timer 1 Clock
Fontes de Gate (T1G)

Comparator outputs Timer 0 (TMR0) External input Descida para Subidfa Subida para Descida Descida para Descida Subida para Subida
Acquisition mode
Subida para Subida Descida para Descida Desc.Sub. Subida para Descida
4 modos de aquisio de pulsos
Timer 1 Gate Input (T1G)
Clock Source (Fosc, Fosc4, T1clk) Timer 1
Benefcios Medio de largura de pulso de qualquer sinal interno ou externo Aplicaes de Exemplo Aplicaes de Exemplo Controle de velocidade de um Indicador de RPM ventilador Decodificador de sinal de Servo Motor
Consideraes Finais
Slide
88
Reguladores Boost
Slide
89
MCP1624/3 & MCP1640 Reguladores Boost Sncronos

Caractersticas
0.35V to 5.5V Tenso de Entrada
Mnima tenso de startup 0.65V
2.0V to 5.5V Tenso de Sada Estvel Vdd para Qualquer PIC MCU
Mesmo com variaes na alimentao
Vantagens
Permite aplicaes com nica bateria
Menos baterias Amigo do meio ambiente
Permite energy harvesting (ie. Clulas solares) Reduo do espao: leve, pequeno e porttil
Reduo de custos de transporte
Reduo no custo com menos baterias

Tpico circuito com duas baterias

VDD VSS
PIC Microcontroller
VSS
RA0
RA5/OSC1
RA4/OSC2
RA1
VSS
MCLR
RA2
VSS
Slide
91
Tpico circuito com duas baterias

VDD = VBATT
VDD VSS
PIC Microcontroller
3.0 V
RA0
VSS
RA5/OSC1
RA4/OSC2
1.8 V
RA1 RA2
VSS
MCLR
VSS
t
Slide 92
Uma bateria + MCP1624 Diagrama

PIC Microcontroller
VSS
SW
VIN
MCP1623/4
GND
VOUT
VSS
EN
VFB
VSS VSS VSS VSS
t
Slide 93
Sorteio
Slide
94
Links teis
Slide
95
Links
www.microchip.com/8bit http://ww1.microchip.com/downloads/en/devicedoc/400 40b.pdf (tips and tricks) www.microchip.com/developmenttools http://www.microchip.com/stellent/idcplg?IdcService=S S_GET_PAGE&nodeId=2680&dDocName=en555424 (CLC GUI) http://www.microchip.com/en_us/family/8bit/architectur e/enhancedmidrange.html (Enhanced Core) http://www.microchip.com/en_us/family/8bit/architectur e/midrange.html (MidRange) http://ww1.microchip.com/downloads/en/DeviceDoc/415 65b.pdf (Flyer novos perifricos)
Obrigado
Slide
97
Trademarks
The Microchip name and logo, the Microchip logo, dsPIC, KeeLoq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, PIC32 logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. 2011, Microchip Technology Incorporated, All Rights Reserved.

(ENH) Novos Periféricos Avançados Da Linha Enhanced Core Microchip

Uploaded by

Copyright:

Available Formats

You might also like

(ENH) Novos Periféricos Avançados Da Linha Enhanced Core Microchip

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

(ENH) Novos Periféricos Avançados Da Linha Enhanced Core Microchip

Uploaded by

Copyright:

Available Formats

ENH

Novos Perifricos da Linha Enhanced Core Microchip

2011 Microchip Technology Incorporated. All Rights Reserved.

Introduo s famlias Mid Range e Enhanced Core

2011 Microchip Technology Incorporated. All Rights Reserved.

Mais Nem Sempre Melhor!

2011 Microchip Technology Incorporated. All Rights Reserved.

Resposta para a pergunta !

Entender o problema PRIMEIRAMENTE !!!

depois encontrar a soluo APLICVEL

8-bit PIC Arquiteturas

MMid Mid-Range &

Enhanced MidMid -Range

PIC16F PIC12F PIC10F

2011 Microchip Technology Incorporated. All Rights Reserved.

Enhanced MidMid -Range

6 - 32 33 (12(12-bit) None 5 MIPS Up to 3KB Up to 138bytes

8 MIPS Up to 28KB Up to 1KB

10 10-16 MIPS Up to 128KB Up to 4KB

2011 Microchip Technology Incorporated. All Rights Reserved.

CWG, NCO, CLC Temp Ind PWM

2/1 2/1 2/1

2011 Microchip Technology Incorporated. All Rights Reserved.

NCO CLC CWG Temperature Indicator

PIC12F16FXXXX Advanced Analog, Specialize Peripherals

16F178X Enh. X14 Core

8-pin PIC12F1501 14-pin PIC16F1503

20-pin PIC16F1507 / PIC16F1508 / PIC16F1509

COG Gerador de sadas complementares

8b DAC Conversor digital analgico

5b DAC Conversor digital analgico

NCO Oscilador Controlado Numericamente

PSMC Controlador chaveado controlado

CLC Clulas lgicas configurveis

T1 Gate Gate do timer 1

Oscilador Controlado Numericamente (NCO)

2011 Microchip Technology Incorporated. All Rights Reserved.

Controle Linear da Frequncia?

2011 Microchip Technology Incorporated. All Rights Reserved.

2011 Microchip Technology Incorporated. All Rights Reserved.

Portanto d a voc uma mudana linear na frequncia do NCO.

PR2 no constante PR2 = TMR2 = 0 255

Isso d a voc uma mudana no linear na frequncia do NCO.

2011 Microchip Technology Incorporated. All Rights Reserved.

2011 Microchip Technology Incorporated. All Rights Reserved.

NCO Increment Value 16 bits NCO Accumulator Value 20 bits

NCO Output FDC Mode

2011 Microchip Technology Incorporated. All Rights Reserved.

NCO Increment Value 16 bits NCO Accumulator Value 20 bits

Overflow Interrupt Event

NCO Output PF Mode

NxPWS = 010 (and so on to 111)

2011 Microchip Technology Incorporated. All Rights Reserved.

Valor Incremental F F F F Numrico Clock

Disponvel nos : PIC10F32X & PIC1XF150X

NCO Exemplo de Aplicao

2011 Microchip Technology Incorporated. All Rights Reserved.

2011 Microchip Technology Incorporated. All Rights Reserved.