Professional Documents
Culture Documents
JNTU Old Question Papers 2007
JNTU Old Question Papers 2007
1
IV B.Tech I Semester Regular Examinations, November 2007
FAULT TOLERANT SYSTEMS
( Common to Computer Science & Engineering and Electronics &
Computer Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
Figure 2b
3. (a) What is the condition with which the Reliability of Triplicated TMR system
is greater than basic TMR system.
(b) Also derive the R(t) function of a Triplicated TMR for a fixed mission time
T. [8+8]
4. (a) What is the mechanism adopted in COPRA a fault Tolerant system. Explain
in detail.
(b) What is meant by Time redundancy? Explain. [4+4+4+4]
6. (a) Explain the general appraoch to the design of totally self-checking PLAs.
1 of 2
Code No: RR410506 Set No. 1
(b) Explain why self-checking machines are essential in digital system. [10+6]
7. (a) Explain the Reed-Muller expansion Technique used in Design for testable cir-
cuit.
(b) Obtain the Reed Muller circuit for the given function. Also give the test set
for the same.
f = AB + AC + BC [8+4+4]
8. List Level Sensitive Scan Design rules and explain. Distinguish between single and
double latch LSSD. [10+3+3]
⋆⋆⋆⋆⋆
2 of 2
Code No: RR410506 Set No. 2
IV B.Tech I Semester Regular Examinations, November 2007
FAULT TOLERANT SYSTEMS
( Common to Computer Science & Engineering and Electronics &
Computer Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
1. (a) A computer system contains 10,000 components each with failure rate 0.5%
per 1000 hours. What is the period of 0.99 reliability of this system. [6]
(b) What is meant by active repair time and passive repair time referred in main-
tainability of a system. Derive the expression for the MTTR. [3+3+4]
2. (a) What is a tree live circuit. Give properties of tree like circuits.
(b) For the given tree like circuit find the complete test set using path sensitizing
method as show in figure 2b. [3+5+8]
Figure 2b
3. (a) What is meant by Reliability improvement factor of a system and mission time
improvement factor. [4+4]
2 3
(b) Show that RT M R (t) = 3RM (t) − 2RM (t) where RM (t) is the reliability of
single modules used in TMR system. [8]
4. (a) What is the mechanism adopted in COPRA a fault Tolerant system. Explain
in detail.
(b) What is meant by Time redundancy? Explain. [4+4+4+4]
6. Explain in detail about fail-safe sequential circuits design with an example. [16]
1 of 2
Code No: RR410506 Set No. 2
8. (a) Draw the structure of Built in Self Test for ult under test.
(b) Explain Exhaustive testing approach for BIST schemes. [8+8]
⋆⋆⋆⋆⋆
2 of 2
Code No: RR410506 Set No. 3
IV B.Tech I Semester Regular Examinations, November 2007
FAULT TOLERANT SYSTEMS
( Common to Computer Science & Engineering and Electronics &
Computer Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
Figure 2b
3. (a) Construct a seven-bit error correcting code to represent the decimal digit by
augmenting the Excess-3 code and by using add-1 parity check.
(b) Design a redundant circuit for f = a ⊕ b [9+7]
4. (a) What is the mechanism adopted in COPRA a fault Tolerant system. Explain
in detail.
(b) What is meant by Time redundancy? Explain. [4+4+4+4]
6. (a) Explain the advantages of PLA and how it is used as totally self-checking
circuit.
1 of 2
Code No: RR410506 Set No. 3
(b) For the given 4 input, 4 output function design a totally self checking checker
circuit using PLAs.
P [6+10]
f1 (A,B,C,D) =P (0,2,3,7,8,10,12,13,15)
f2 (A,B,C,D) = P (0,2,3,4,9,12,13,15)
f3 (A,B,C,D) = P (0,1,2,4,8,9,10,14)
f4 (A,B,C,D) = (0,1,2,4,5,6,8,11,14).
⋆⋆⋆⋆⋆
2 of 2
Code No: RR410506 Set No. 4
IV B.Tech I Semester Regular Examinations, November 2007
FAULT TOLERANT SYSTEMS
( Common to Computer Science & Engineering and Electronics &
Computer Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
1. (a) A computer system contains 10,000 components each with failure rate 0.5%
per 1000 hours. What is the period of 0.99 reliability of this system. [6]
(b) What is meant by active repair time and passive repair time referred in main-
tainability of a system. Derive the expression for the MTTR. [3+3+4]
3. (a) Construct a seven-bit error correcting code to represent the decimal digit by
augmenting the Excess-3 code and by using add-1 parity check.
(b) Design a redundant circuit for f = a ⊕ b [9+7]
4. (a) Explain in detail the practicle fault Tolerant space shuttle computer complex
system.
(b) What are the different ways to have software redundancy. [8+8]
6. (a) Explain the advantages of PLA and how it is used as totally self-checking
circuit.
(b) For the given 4 input, 4 output function design a totally self checking checker
circuit using PLAs.
P [6+10]
f1 (A,B,C,D) =P (0,2,3,7,8,10,12,13,15)
f2 (A,B,C,D) = P (0,2,3,4,9,12,13,15)
f3 (A,B,C,D) = P (0,1,2,4,8,9,10,14)
f4 (A,B,C,D) = (0,1,2,4,5,6,8,11,14).
8. List Level Sensitive Scan Design rules and explain. Distinguish between single and
double latch LSSD. [10+3+3]
1 of 2
Code No: RR410506 Set No. 4
⋆⋆⋆⋆⋆
2 of 2