Professional Documents
Culture Documents
LM555 Single Timer: Features Description
LM555 Single Timer: Features Description
LM555 Single Timer: Features Description
Single Timer
Features
Description
The LM555 is a highly stable controller capable of producing accurate timing pulses. With a monostable operation, the delay is controlled by one external resistor and
one capacitor. With astable operation, the frequency and
duty cycle are accurately controlled by two external
resistors and one capacitor.
8-DIP
Applications
Precision Timing
Pulse Generation
Delay Generation
Sequential Timing
8-SOIC
Ordering Information
Part Number
Top Mark
0 ~ +70C
LM555CM
LM555CN
LM555CM
LM555CMX
Package
Packing Method
LM555CN
DIP 8L
Rail
LM555CM
SOIC 8L
Rail
SOIC 8L
www.fairchildsemi.com
1
January 2013
Block Diagram
GND
GND
Trigger
Trigger
Comp.
Output
Output
Reset
Reset
R
8
VCC
Vcc
Discharge
Discharge
Threshold
Threshold
Control
Control
Threshold
Voltage
Voltage
Discharging
Tr.
Discharging
Transistor
OutPut
Stage
F/F
Comp.
VREF
Vref
Symbol
VCC
TLEAD
PD
Parameter
Value
Unit
Supply Voltage
16
300
Power Dissipation
600
mW
0 ~ +70
-65 ~ +150
TOPR
TSTG
www.fairchildsemi.com
2
Parameter
Symbol
Supply Voltage
VCC
ICC
ACCUR
t / T
(3)
t / T
Trigger Voltage
4.5
Trigger Current
ITR
VRST
Reset Current
IRST
VOL
mA
VCC = 15 V, RL =
7.5
15.0
mA
1.0
3.0
RA = 1 k to100 k
C = 0.1 F
50
0.1
RA = 1 k to 100k
C = 0.1 F
VCC = 15 V
9.0
VCC = 5 V
2.60
VOH
(3)
0.5
%/V
2.25
150
ppm / C
0.3
%/V
10.0
11.0
3.33
4.00
V
V
10.0
VCC = 5V
3.33
0.10
0.25
VCC = 5 V
1.10
1.67
2.20
VCC = 15 V
4.5
5.0
5.6
0.01
2.00
0.7
1.0
0.1
0.4
mA
ISINK = 10 mA
0.06
0.25
ISINK = 50 mA
0.30
0.75
0.05
0.35
VTR = 0 V
0.4
VCC = 15 V
VCC = 15 V
ISOURCE = 200 mA
ISOURCE = 100 mA
12.5
12.75
13.30
2.75
3.30
tR
100
ns
tF
100
ILKG
20
ppm / C
VCC = 15 V
VCC = 5 V, ISINK = 5 mA
High Output Voltage
Unit
16.0
ITH
Reset Voltage
Max.
t / VCC
VTR
Typ.
VCC = 5 V, RL =
ACCUR
VTH
(4)
Min.
t / VCC
VC
Threshold Voltage
Threshold Current
Conditions
ns
100
nA
Notes:
1. When the output is high, the supply current is typically 1 mA less than at VCC = 5 V.
2. Tested at VCC = 5.0 V and VCC = 15 V.
3. These parameters, although guaranteed, are not 100% tested in production.
4. This determines the maximum value of RA + RB for 15 V operation, the maximum total R = 20 M, and for 5 V
operation, the maximum total R = 6.7 M.
www.fairchildsemi.com
3
Electrical Characteristics
VTR
(PIN 2)
VTH
(PIN 6)
Discharging
Transistor
(PIN 7)
Output
(PIN 3)
Low
Low
ON
High
High
OFF
High
Low
ON
High
> 1/3 VCC
< 2/3 VCC
Previous State
When the low signal input is applied to the reset terminal, the timer output remains low regardless of the threshold voltage or the trigger voltage. Only when the high signal is applied to the reset terminal, the timer's output changes according to threshold voltage and trigger voltage.
When the threshold voltage exceeds 2/3 of the supply voltage while the timer output is high, the timer's internal discharge transistor turns on, lowering the threshold voltage to below 1/3 of the supply voltage. During this time, the timer
output is maintained low. Later, if a low signal is applied to the trigger voltage so that it becomes 1/3 of the supply voltage, the timer's internal discharge transistor turns off, increasing the threshold voltage and driving the timer output
again at high.
1. Monostable Operation
OUT
C1
10
M
10
k
10
-1
10
-2
10
CONT 5
1M
THRES
10
0k
TRIG
GND
RL
DISCH
=1
k
Vcc
10
RESET
Trigger
RA
10
Capacitance(uF)
+Vcc
C2
-3
10
-5
10
-4
10
-3
10
-2
10
-1
10
10
10
10
Time Delay(s)
www.fairchildsemi.com
4
Application Information
Figure 2 illustrates a monostable circuit. In this mode, the timer generates a fixed pulse whenever the trigger voltage
falls below VCC/3. When the trigger pulse voltage applied to the #2 pin falls below VCC/3 while the timer output is low,
the timer's internal flip-flop turns the discharging transistor off and causes the timer output to become high by charging
the external capacitor C1 and setting the flip-flop output at the same time.
The voltage across the external capacitor C1, VC1 increases exponentially with the time constant t = RA*C and
reaches 2 VCC/3 at tD = 1.1 RA*C. Hence, capacitor C1 is charged through resistor RA. The greater the time constant
RAC, the longer it takes for the VC1 to reach 2 VCC/3. In other words, the time constant RAC controls the output pulse
width.
When the applied voltage to the capacitor C1 reaches 2 VCC/3, the comparator on the trigger terminal resets the flipflop, turning the discharging transistor on. At this time, C1 begins to discharge and the timer output converts to low.
In this way, the timer operating in the monostable repeats the above process. Figure 3 shows the time constant relationship based on RA and C. Figure 4 shows the general waveforms during the monostable operation.
It must be noted that, for a normal operation, the trigger pulse voltage needs to maintain a minimum of VCC/3 before
the timer output turns low. That is, although the output remains unaffected even if a different trigger pulse is applied
while the output is high, it may be affected and the waveform does not operate properly if the trigger pulse voltage at
the end of the output pulse remains at below VCC/3. Figure 5 shows such a timer output abnormality.
2. Astable Operation
+Vcc
100
RA
0.01
CONT 5
RL
C1
GND
0.1
M
10
3 OUT
1M
RB
THRES 6
0k
10
TRIG
k
10
DISCH
10
Capacitance(uF)
8
Vcc
1k
4
RESET
(RA+2RB)
C2
1E-3
100m
10
100
1k
10k
100k
Frequency(Hz)
www.fairchildsemi.com
5
1. Monostable Operation
RA
RB
Vcc
C1
dv
V V ( 0- )
c1
cc
C ------------- = ------------------------------1 dt
R +R
A
B
V
C1
( 0+ ) = V
CC 3
Vc1(0-)=Vcc/3
(1)
(2)
- -------------------------------------
( R + R )C1
A
B
2
1 --- e
V (t) = V
C1
CC
3
(3)
Since the duration of the timer output high state (tL) is the amount of time it takes for the VC1(t) to reach 2 VCC/3,
tH
- -------------------------------------
( R A + R B )C1
2
2
V ( t ) = --- V
=V
1 --- e
C1
3 CC
3
CC
= C ( R + R )In2 = 0.693 ( R + R )C
1 A
B
A
B 1
(4)
(5)
www.fairchildsemi.com
6
The equivalent circuit for discharging capacitor C1, when timer output is low is, as follows:
RB
C1
VC1(0-)=2Vcc/3
RD
dv
C1
1
C --------------- + -----------------------V
=0
1 dt
C1
R +R
A
B
C1
2
( t ) = --- V
3 CC e
(6)
t
- ------------------------------------( R A + R D )C1
( 7)
Since the duration of the timer output low state (tL) is the amount of time it takes for the VC1(t) to reach VCC/3,
t
L
-------------------------------------
( RA + RD )C1
1
2
--- V
= ---V
( 8)
3 CC 3 CC e
t = C ( R + R )In2 = 0.693 ( R + R )C
L
1 B
D
B
D 1
( 9)
(10)
Consquently, if the timer operates in astable, the period is the same with
't = tH+tL = 0.693(RA+RB)C1+0.693RBC1 = 0.693(RA+2RB)C1'
because the period is the sum of the charge time and discharge time. Since frequency is the reciprocal of the period,
the following applies:
frequency,
1
1.44
f = --- = ---------------------------------------t ( RA + 2RB )C1
( 11 )
www.fairchildsemi.com
7
By adjusting the length of the timing cycle, the basic circuit of Figure 1 can be made to operate as a frequency divider.
Figure 9. illustrates a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing
cycle.
RA
RESET
Vcc
Trigger
DISCH
TRIG
6
THRES
Output
3
OUT
Input
GND
CONT
www.fairchildsemi.com
8
3. Frequency Divider
If the modulating signal is applied to the control terminal while the timer is connected for the astable operation, as in
Figure 12, the timer becomes a pulse position modulator.
In the pulse position modulator, the reference of the timer's internal comparators is modulated, which modulates the
timer output according to the modulation signal applied to the control terminal.
Figure 13 illustrates a sine wave for modulation signal and the resulting output pulse position modulation; however, any
wave shape be used.
+Vcc
RA
RESET
Vcc
DISCH
TRIG
RB
6
THRES
Output
3
OUT
Modulation
GND
CONT
6. Linear Ramp
When the pull-up resistor RA in the monostable circuit shown in Figure 2 is replaced with constant current source, the
VC1 increases linearly, generating a linear ramp. Figure 14 shows the linear ramp generating circuit and Figure 15 illustrates the generated linear ramp waveforms.
+Vcc
RE
RESET
Vcc
DISCH
THRES
R1
Q1
TRIG
R2
Output
OUT
GND
C1
CONT 5
C2
www.fairchildsemi.com
9
In Figure 14, current source is created by PNP transistor Q1 and resistor R1, R2, and RE.
V CC V E
= --------------------------( 12 )
C
R
E
Here, V
E is
R
2
V = V
+ ---------------------- V
( 13 )
E
BE R + R CC
1
2
For example, if VCC = 15 V, RE = 20 k, R1 = 5 k, R2 = 10 k, and VBE = 0.7 V,
VE=0.7 V+10 V=10.7 V, and
IC=(15-10.7) / 20 k=0.215 mA.
I
When the trigger starts in a timer configured as shown in Figure 14, the current flowing through capacitor C1 becomes
a constant current generated by PNP transistor and resistors.
Hence, the VC is a linear ramp function as shown in Figure 15. The gradient S of the linear ramp function is defined as
follows:
Vp p
S = ----------------
( 14 )
(15)
( 16 )
(17)
In other words, the gradient of the linear ramp function appearing across the capacitor can be obtained by using the
constant current flowing through the capacitor.
If the constant current flow through the capacitor is 0.215 mA and the capacitance is 0.02 F, the gradient of the ramp
function at both ends of the capacitor is S = 0.215 m / 0.022 = 9.77 V/ms.
www.fairchildsemi.com
10
Physical Dimensions
8-DIP
.400 10.15
.373 9.46
PIN #1
.250.005 [6.350.13]
PIN #1
B
TOP VIEW
OPTION 1
TOP VIEW
OPTION 2
[ ]
.070 1.78
.045 1.14
.310.010 [7.870.25]
.130.005 [3.30.13]
.210 MAX
[5.33]
7 TYP
7 TYP
C
.015 MIN
[0.38]
.140 3.55
.125 3.17
.021 0.53
.015 0.37
[ ]
.001[.025]
.300
[7.62]
[ ]
.100
[2.54]
.430 MAX
[10.92]
.060 MAX
[1.52]
NOTES:
A. CONFORMS TO JEDEC REGISTRATION MS-001,
VARIATIONS BA
B. CONTROLING DIMENSIONS ARE IN INCHES
REFERENCE DIMENSIONS ARE IN MILLIMETERS
C. DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED
.010 INCHES OR 0.25MM.
D. DOES NOT INCLUDE DAMBAR PROTRUSIONS.
DAMBAR PROTRUSIONS SHALL NOT EXCEED
.010 INCHES OR 0.25MM.
E. DIMENSIONING AND TOLERANCING
PER ASME Y14.5M-1994.
+0.127
.010+.005
-.000 0.254-0.000
N08EREVG
Figure 16. 8-Lead, DIP, JEDEC MS-001, 300" WIDE
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchilds worldwide terms and conditions, specifically the
warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductors online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/.
For current tape and reel specifications, visit Fairchild Semiconductors online packaging area:
http://www.fairchildsemi.com/products/discrete/pdf/8dip_tr.pdf.
www.fairchildsemi.com
11
8-SOIC
www.fairchildsemi.com
12
TRADEMARKS
The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not
intended to be an exhaustive list of all such trademarks.
F-PFS
FRFET
SM
Global Power Resource
GreenBridge
Green FPS
Green FPS e-Series
Gmax
GTO
IntelliMAX
ISOPLANAR
Making Small Speakers Sound Louder
and Better
MegaBuck
MICROCOUPLER
MicroFET
MicroPak
MicroPak2
MillerDrive
MotionMax
mWSaver
OptoHiT
OPTOLOGIC
OPTOPLANAR
2Cool
AccuPower
AX-CAP*
BitSiC
Build it Now
CorePLUS
CorePOWER
CROSSVOLT
CTL
Current Transfer Logic
DEUXPEED
Dual Cool
EcoSPARK
EfficientMax
ESBC
Fairchild
Fairchild Semiconductor
FACT Quiet Series
FACT
FAST
FastvCore
FETBench
FPS
PowerTrench
PowerXS
Programmable Active Droop
QFET
QS
Quiet Series
RapidConfigure
TinyBoost
TinyBuck
TinyCalc
TinyLogic
TINYOPTO
TinyPower
TinyPWM
TinyWire
TranSiC
TriFault Detect
TRUECURRENT*
PSerDes
UHC
Ultra FRFET
UniFET
VCX
VisualMax
VoltagePlus
XS
Product Status
Advance Information
Formative / In Design
Preliminary
First Production
No Identification Needed
Full Production
Obsolete
Not In Production
Definition
Datasheet contains the design specifications for product development. Specifications may change
in any manner without notice.
Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild
Semiconductor reserves the right to make changes at any time without notice to improve design.
Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make
changes at any time without notice to improve the design.
Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor.
The datasheet is for reference information only.
Rev. I63
www.fairchildsemi.com