Design procedure LNA

Choose necessary device width

Bias the device with the amount of current allowed by power constraint
Select value of source degeneration inductance T to provide desired
impedance match using the value of that corresponds to bias conditions
Compute the noise figure
Add sufficient inductance is series with gate to bring input loop to resonance
at the desired operating frequency