LOGIC DESIGN LAB (EET1021)

LAB I: Examine the Operation of Logic Gates

Department of Electronics & Communication Engineering

Siksha O Anusandhan University, Bhubaneswar

Branch: ECE/EE/EEE
Sl. No.

Name

Section:

Sub Group Number:

Registration No.

Signature

1.
2.
3.
4.

Marks: ______/10

Remarks:

Teachers Signature

I. OBJECTIVE:
1. Investigation of the logic behavior of various IC gates:
a)
b)
c)
d)
e)

7400 quadruple two-input NAND gates

7402 quadruple two-input NOR gates
7404 hex inverters
7408 quadruple two-input AND gates
7432 quadruple two-input OR gates
f) 7486 quadruple two-input XOR gates
2. Draw the input output waveforms for each logic gate mentioned above.
3. Using a single 7400 IC, connect a circuit that produces
a) An inverter.
b) A two-input AND.
c) A two-input OR.
d) A two-input XOR.
4. Construct & record aoutput of circuit implements the Boolean function:

F AB CD

a) Construct the circuit using NAND gates only & verify the truth table.
II. PRE-LAB
1. Quad 2-input NAND gate
A

F = ______

2. Quad 2-input NOR gate

A

F = ______

3. Hex Inverter
A

F = ______

Page:

4. Quad 2-input AND gate

A

F = ______

5. Quad 2-input OR gate

A

F = ______

6. Quad 2-input EX-OR gate

A

F = ______

7. Draw the circuit diagram & obtain truth tables for obj. 3 & 4-

Page:

Page:

Page:

III. LAB:
Components Required:
S. No

Name of the Component

Specification

Quantity

Observation:

Page:

Page:

Page:

Conclusion:

IV. POST LAB

1.
2.
3.
4.

What is the voltage range for operation of digital circuits?

What is the significance of ground and VCC connection?
Which gates are known as universal gates & why?
What is the minimum number of NAND gates used to realize an EX-OR gate?

Page: