Professional Documents
Culture Documents
74HC HCT00
74HC HCT00
1. General description
The 74HC00; 74HCT00 is a quad 2-input NAND gate. Inputs include clamp diodes. This
enables the use of current limiting resistors to interface inputs to voltages in excess of
VCC.
3. Ordering information
Table 1.
Ordering information
Type number
74HC00D
Package
Temperature range
Name
Description
Version
40 C to +125 C
SO14
SOT108-1
40 C to +125 C
SSOP14
SOT337-1
40 C to +125 C
TSSOP14
SOT402-1
40 C to +125 C
DHVQFN14
74HCT00D
74HC00DB
74HCT00DB
74HC00PW
74HCT00PW
74HC00BQ
74HCT00BQ
74HC00; 74HCT00
NXP Semiconductors
4. Functional diagram
$
%
<
$
%
<
$
%
<
$
%
<
$
<
%
PQD
Fig 1.
PQD
Logic symbol
Fig 2.
PQD
Fig 3.
5. Pinning information
5.1 Pinning
+&
+&7
$
WHUPLQDO
LQGH[DUHD
%
%
<
$
<
<
$
$
$
<
%
%
%
<
<
$
%
%
*1'
<
<
9&&
*1'
$
9&&
+&
+&7
*1'
%
$
DDO
7UDQVSDUHQWWRSYLHZ
DDO
Fig 4.
74HC_HCT00
Fig 5.
2 of 15
74HC00; 74HCT00
NXP Semiconductors
Pin description
Symbol
Pin
Description
1A to 4A
1, 4, 9, 12
data input
1B to 4B
2, 5, 10, 13
data input
1Y to 4Y
3, 6, 8, 11
data output
GND
ground (0 V)
VCC
14
supply voltage
6. Functional description
Table 3.
Function table[1]
Input
Output
nA
nB
nY
[1]
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
VCC
supply voltage
IIK
[1]
IOK
[1]
IO
output current
ICC
IGND
Tstg
storage temperature
Max
Unit
0.5
+7
20
mA
20
mA
25
mA
supply current
50
mA
ground current
50
mA
65
+150
500
mW
[2]
Ptot
Min
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2]
74HC_HCT00
3 of 15
74HC00; 74HCT00
NXP Semiconductors
Conditions
74HC00
Min
Typ
74HCT00
Max
Min
Typ
Unit
Max
VCC
supply voltage
2.0
5.0
6.0
4.5
5.0
5.5
VI
input voltage
VCC
VCC
VO
output voltage
VCC
VCC
Tamb
ambient temperature
40
+25
+125
40
+25
+125
t/V
VCC = 2.0 V
625
ns/V
VCC = 4.5 V
1.67
139
1.67
139
ns/V
VCC = 6.0 V
83
ns/V
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
25 C
Conditions
Min
Typ
Max
Min
Max
Min
Max
74HC00
VIH
VIL
VOH
VOL
HIGH-level
input voltage
VCC = 2.0 V
1.2
1.5
1.5
VCC = 4.5 V
2.4
3.15
3.15
VCC = 6.0 V
3.2
4.2
4.2
LOW-level
input voltage
VCC = 2.0 V
0.8
0.5
0.5
VCC = 4.5 V
2.1
1.35
1.35
VCC = 6.0 V
2.8
1.8
1.8
IO = 20 A; VCC = 2.0 V
2.0
1.9
1.9
IO = 20 A; VCC = 4.5 V
4.5
4.4
4.4
IO = 20 A; VCC = 6.0 V
6.0
5.9
5.9
4.32
3.84
3.7
5.81
5.34
5.2
IO = 20 A; VCC = 2.0 V
0.1
0.1
IO = 20 A; VCC = 4.5 V
0.1
0.1
IO = 20 A; VCC = 6.0 V
0.1
0.1
0.15
0.33
0.4
0.16
0.33
0.4
HIGH-level
output voltage
LOW-level
output voltage
VI = VIH or VIL
VI = VIH or VIL
II
input leakage
current
VI = VCC or GND;
VCC = 6.0 V
ICC
supply current
VI = VCC or GND; IO = 0 A;
VCC = 6.0 V
20
40
74HC_HCT00
4 of 15
74HC00; 74HCT00
NXP Semiconductors
Table 6.
Static characteristics continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
CI
25 C
Conditions
input
capacitance
Min
Typ
Max
Min
Max
Min
Max
3.5
pF
74HCT00
VIH
HIGH-level
input voltage
1.6
2.0
2.0
VIL
LOW-level
input voltage
1.2
0.8
0.8
VOH
HIGH-level
output voltage
4.5
4.4
4.4
IO = 4.0 mA
4.32
3.84
3.7
LOW-level
output voltage
0.1
0.1
0.15
0.33
0.4
VOL
II
input leakage
current
VI = VCC or GND;
VCC = 6.0 V
ICC
supply current
VI = VCC or GND; IO = 0 A;
VCC = 6.0 V
20
40
ICC
additional
supply current
150
675
735
CI
input
capacitance
3.5
pF
25 C
Conditions
40 C to +125 C Unit
Min
Typ
Max
Max
(85 C)
Max
(125 C)
25
115
135
74HC00
tpd
[1]
VCC = 2.0 V
VCC = 4.5 V
23
27
ns
VCC = 5.0 V; CL = 15 pF
ns
20
23
ns
VCC = 6.0 V
tt
transition time
74HC_HCT00
ns
see Figure 6
[2]
VCC = 2.0 V
19
95
110
ns
VCC = 4.5 V
19
22
ns
VCC = 6.0 V
16
19
ns
5 of 15
74HC00; 74HCT00
NXP Semiconductors
Table 7.
Dynamic characteristics continued
GND = 0 V; CL = 50 pF; for test circuit see Figure 7.
Symbol Parameter
CPD
25 C
Conditions
power dissipation
capacitance
[3]
40 C to +125 C Unit
Min
Typ
Max
Max
(85 C)
Max
(125 C)
22
pF
74HCT00
[1]
tpd
transition time
tt
power dissipation
capacitance
CPD
VCC = 4.5 V
12
24
29
ns
VCC = 5.0 V; CL = 15 pF
10
ns
[2]
29
22
ns
per package;
VI = GND to VCC 1.5 V
[3]
22
pF
[1]
[2]
[3]
11. Waveforms
9,
Q$Q%LQSXW
90
*1'
W3+/
92+
9<
90
9;
Q<RXWSXW
92/
W3/+
W7+/
W7/+
DDL
Fig 6.
Table 8.
Type
Input
Output
VM
VM
VX
VY
74HC00
0.5VCC
0.5VCC
0.1VCC
0.9VCC
74HCT00
1.3 V
1.3 V
0.1VCC
0.9VCC
74HC_HCT00
6 of 15
74HC00; 74HCT00
NXP Semiconductors
9,
QHJDWLYH
SXOVH
W:
90
90
*1'
WI
9,
WI
SRVLWLYH
SXOVH
*1'
WU
WU
90
90
W:
9&&
*
9,
92
'87
57
&/
DDK
Fig 7.
Table 9.
Type
Input
Load
Test
VI
tr, tf
CL
74HC00
VCC
6.0 ns
15 pF, 50 pF
tPLH, tPHL
74HCT00
3.0 V
6.0 ns
15 pF, 50 pF
tPLH, tPHL
74HC_HCT00
7 of 15
74HC00; 74HCT00
NXP Semiconductors
627
'
(
$
;
F
\
+(
Y 0 $
=
4
$
$
$
$
SLQLQGH[
/S
/
H
GHWDLO;
Z 0
ES
PP
VFDOH
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
LQFKHV
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG
Fig 8.
5()(5(1&(6
287/,1(
9(56,21
,(&
-('(&
627
(
06
-(,7$
(8523($1
352-(&7,21
,668('$7(
74HC_HCT00
8 of 15
74HC00; 74HCT00
NXP Semiconductors
6623SODVWLFVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
'
627
(
$
;
F
\
+(
Y 0 $
=
4
$
$
$
$
SLQLQGH[
/S
/
GHWDLO;
Z 0
ES
H
PP
VFDOH
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
Fig 9.
5()(5(1&(6
,(&
-('(&
-(,7$
02
(8523($1
352-(&7,21
,668('$7(
74HC_HCT00
9 of 15
74HC00; 74HCT00
NXP Semiconductors
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
'
627
(
$
;
F
\
+(
Y 0 $
=
4
$
SLQLQGH[
$
$
$
/S
/
H
GHWDLO;
Z 0
ES
PP
VFDOH
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
R
R
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
5()(5(1&(6
,(&
-('(&
-(,7$
02
(8523($1
352-(&7,21
,668('$7(
10 of 15
74HC00; 74HCT00
NXP Semiconductors
'+94)1SODVWLFGXDOLQOLQHFRPSDWLEOHWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJHQROHDGV
WHUPLQDOVERG\[[PP
'
627
$
F
GHWDLO;
WHUPLQDO
LQGH[DUHD
WHUPLQDO
LQGH[DUHD
&
H
H
Y
Z
& $ %
&
\ &
(K
H
'K
;
N
PP
VFDOH
'LPHQVLRQVPPDUHWKHRULJLQDOGLPHQVLRQV
8QLW
PP
PD[
QRP
PLQ
$
$
'
'K
(
(K
H
Y
\
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
2XWOLQH
YHUVLRQ
627
5HIHUHQFHV
,(&
-('(&
-(,7$
VRWBSR
(XURSHDQ
SURMHFWLRQ
,VVXHGDWH
02
11 of 15
74HC00; 74HCT00
NXP Semiconductors
13. Abbreviations
Table 10.
Abbreviations
Acronym
Description
CMOS
DUT
ESD
ElectroStatic Discharge
HBM
LSTTL
MM
Machine Model
TTL
Transistor-Transistor Logic
Revision history
Document ID
Release date
Change notice
Supersedes
74HC_HCT00 v.7
20151125
74HC_HCT00 v.6
Modifications:
74HC_HCT00 v.6
Modifications:
20111214
74HC_HCT00 v.5
74HC_HCT00 v.5
20101125
74HC_HCT00 v.4
74HC_HCT00 v.4
20100111
74HC_HCT00 v.3
74HC_HCT00 v.3
20030630
74HC_HCT00_CNV v.2
Product specification
74HC_HCT00
12 of 15
74HC00; 74HCT00
NXP Semiconductors
Product status[3]
Definition
Development
This document contains data from the objective specification for product development.
Qualification
Production
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
15.2 Definitions
Draft The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
15.3 Disclaimers
Limited warranty and liability Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74HC_HCT00
13 of 15
74HC00; 74HCT00
NXP Semiconductors
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
74HC_HCT00
14 of 15
NXP Semiconductors
74HC00; 74HCT00
Quad 2-input NAND gate
17. Contents
1
2
3
4
5
5.1
5.2
6
7
8
9
10
11
12
13
14
15
15.1
15.2
15.3
15.4
16
17
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information . . . . . . . . . . . . . . . . . . . . . 1
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
Pinning information . . . . . . . . . . . . . . . . . . . . . . 2
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
Functional description . . . . . . . . . . . . . . . . . . . 3
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3
Recommended operating conditions. . . . . . . . 4
Static characteristics. . . . . . . . . . . . . . . . . . . . . 4
Dynamic characteristics . . . . . . . . . . . . . . . . . . 5
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 8
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 12
Legal information. . . . . . . . . . . . . . . . . . . . . . . 13
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 13
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Contact information. . . . . . . . . . . . . . . . . . . . . 14
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section Legal information.