Professional Documents
Culture Documents
39 Efficient
39 Efficient
www.ijareeie.com
6218
In figure 2,The error at the output of the filter can be expressed as,
en=dn-WnTun
(1)
which is simply the desired output minus the actual filter output. The step size parameter, in the weight update
equation ,
Wn+1=Wn+2.en.un
(2)
determines how fast the algorithm converges to the optimal weights
0<<2/M.Smax
(3)
Where M is the number of filter taps and S max is the maximum value of the power spectral density of the tap inputs
.[17]
From each set of equations(1),(2) and (3), we can construct a block diagram consisting of an interconnection of delay
elements, multipliers, and adders. Such block diagrams are called realizations of the system or equivalently structures
for realizing the system[18].
III. REALIZATION FACTORS
The major factors that influence the choice of realization are
1. Computational Complexity
2. Memory Requirements
3.Finite Word-length Effects
4. Ease of Implementation.
Computational complexity refers to the number of arithmetic operations (multiplications, divisions, and additions)
required to compute an output value y(n) for the system.
Memory requirements refer to the amount of memory required to store the system parameters, past inputs, past outputs
and any intermediate computed values.
Finite word-length effects or finite precision effects refer to the quantization effects that are inherent in any digital
implementation of system, either in hardware or in software [8].
The filter could be implemented by cascading as many units of the unit cell as the length of the filter as shown in figure
3and figure 4.The basic elements of filter structure are shown in figure 5.[10][12].
Copyright to IJAREEIE
www.ijareeie.com
6219
Or as
www.ijareeie.com
6220
www.ijareeie.com
6221
The experimental set up for Implementation of Adaptive Noise Canceller is shown in figure 8.The experimental set up
is done using FPGA SPARTAN 3E kit along with Computer loaded with Xilinx System Generator Software as shown
in figure 8.
Copyright to IJAREEIE
www.ijareeie.com
6222
VII. CONCLUSION
The implementation of Adaptive Noise Canceller using VHDL for a non-stationary environment is presented and the
word length requirement for the design has also been discussed.The performance of the Adaptive Noise Canceller in a
non-stationary environment is expressed by its simplicity to implement and its stability when the step size parameter is
selected appropriately by proven results.
REFERENCES
J.Jebastine & Dr.B.Sheela Rani(2012),Design and Implementation of Noise free Audi speech signal using fast block Least Mean Square
Algorithm,Signal and Image Processing:An International Journal(SIPIJ) Vol:3.
[2] N.Herve,D.Menard & O.Sentieys(2005),Data word length optimization for FPGA synthesis,Proceedings of the IEEE International
workshop on Signal processing systems,SIPS05,Athens,Greece.
[3]
Yaghoub & Mollaei(2009),Hardware Implementation of Adative filters:Publishing:Proceeding of 2009 student conference on Research and
Development(SCOReD 2009),16-18.
[4]
S.Haykin(2003).Adative filter Theory,4th ed.,B.Y.Zheng,.Trans.Publishing House of Electronics Industry,Beijing,pp.183-230.
[5]
R.H.Kwong & E.W.Johnston(1992),A Variable step size LMS algorithm.IEEE transactions on Signal processing,Vol.40,No.7,pp.16361642.
[6]
Special Issue on Adaptive fitering (1984),IEEE Trans.Inform.Theory,Vol.IT-30.
[7]
Special Issue on Adaptive systems and applications(1987),IEEE Trans.Circuits Sysf.vol.CAS-34.
[8]
Shantala.S & S.Y.Kulkarni(2009),High speed and Low power FPGA implementation of FIR filter for DSP applicationsEuropeon Journal of
Scientific Research,vol.31,no.1,pp.19-28.
[9]
U.Meyer-Baese,DSP with FPGAs ,Second Edition,Springer.
[10] Dusan.M.Kodek,(1980).Design of optimal finite word length FIR Digital filters using Inter programming techniques IEEE Transactions on
Acoustic,Speech and signal processing,vol.ASSP-28,no.3.
[11]
WongYong Sung & Ki-II Kum(1995),Simulation based word length optimization method for fixed-point Digital signal processing
systems,IEEE Tranastions on Signal Processing,vol.43,No.12.
[12] X.Hu,L.S.DeBrunner and V.DeBrunner(2002),An efficient design for FIR filters with Variable precision,IEEE International Symposium on
Circuits and Systems,pp.365-368,vol 4.
[13]
Russel Tessier & Wayne Burleson(2001),Reconfigurable Computing for Digital signal processing:A survey,Journal of VLSI signal
processing 28,pp 7-27.
[14] Jafar Ramadhan Mohammed,Muhammed Safder Shafi Sahar Imtiaz,Rafay Iqbal Ansari & Mansoor Khan(2012),An efficient Adaptive Noise
Cancellation Scheme using ALE and NLMS Filters,International Journal of Electrical and Computer Engineering(IJECE),vol.2,No.3,pp.325332.
[15] A.Elhossini,S.Areibi & R.Don(2006),An FPGA implementation of the LMS Adaptive filter for audio processing,Proceedings of IEEE
International conference on Reconfigurable Computing and FPGAs,pp1-8.
[16]
A.Y.Lin,K.S.Gugel &J.C.Principe(2003).Feasibility of fixed-point transversal adaptive filters in FPGA devices with embedded DSP
blocks,Proceedings of the 3 rd IEEE International Workshop on System-on-Chip for Real- Time Applications pp.157-160.
[17]
G.Yecai,H.Longqing & Z.Yanping.(2007)Design and Implemenation of adaptive Equalizer based on FPGA,In Proceedings of IEEE 8th
International conference on Electronic Measurements and Instruments,pp.4-790-4-794.
[1]
Copyright to IJAREEIE
www.ijareeie.com
6223
BIOGRAPHY
Copyright to IJAREEIE
www.ijareeie.com
6224