www.nodia.co.

in
Page 4

1.3

Diode Circuits _1

Chapter 1

ANALYSIS OF A DIODE CIRCUIT

We have already discussed the equivalent models of diode in previous

chapter. In this section, we use these equivalent model of diode for
analyzing diode circuits. When the diode is replaced by its equivalent
circuit, the entire circuit consists of linear elements only. Then we can
use KCL and KVL to perform the analysis.
The step-by-step procedure for analyzing diode circuits is given
in the following methodology.
M E T H O D O L O G Y

1.

2.

3.

4.

5.

6.

7.

First we guess whether the diode is in forward bias or

reverse bias state. A guess can be made by observing
polarity of voltage across anode and cathode terminals of
the diode.
A forward-biased diode is replaced by one of its equivalent
circuit discussed in previous chapter. A reverse-biased
diode is replaced by an open circuit.
Now the resulting circuit contains dc voltage sources and
resistors only. Therefore, currents and voltages can be
obtained by using KVL and KCL.
Verify the initial assumption that the diode is ON. This
can be done by knowing whether
i) The current through the diode is from anode to
cathode i.e., from p to n .
ii) Voltage across diode is in forward direction and
greater than cut-in voltage of the diode.
If any of the conditions i) or ii) are not satisfied, the
initial assumption that diode was ON is not correct. We
repeat the analysis by assuming diode to be in OFF state.
Similar to the case of an ON diode, verify the initial
assumption that the diode is OFF. This can be done by
knowing whether
i) The current through the diode is flowing from
cathode to anode i.e., from n to p .
ii) The voltage across diode is either in reverse
direction (cathode at higher potential than anode) or
in forward direction but less than V .
If the diode voltage is in forward direction and greater
than V , the initial assumption is incorrect. Diode must
be ON. The analysis should be repeated by assumption is
incorrect.

BUY BEST BOOKS FOR GATE ECE

and EE branches

www.nodia.co.in
*MAXIMUM DISCOUNT*
*FREE SHIPPING*

The methodology is used in following examples. The same

method can be used in analyzing diode-clipping circuits discussed in
next Sections.

Efforts: Team NODIA

www.nodia.co.in

www.nodia.co.in
Chapter 1

Diode Circuits _1

Page 5

EXAMPLE 1.1

Consider the circuit with two diodes as shown in Figure. Diode D1

is Ge diode with cut-in voltage V = 0.2 V while D2 is Si diode with
cut-in voltage V = 0.6 V . The forward dc resistances of diodes D1 and
D2 are 20 and 15 , respectively. Determine the current through
diodes when
(a) R = 10 k , and
(b) R = 1 k .
SOLUTION :

In this problem we follow the methodology of analysis of diode circuits

discussed in Section 3.3. Let currents through diode D1 and D2 be I1
and I2 as shown in the Figure.
(a) When R = 10 k
Step 1: First we assume that both diodes D1 and D2 are in forward
biased mode.
Step 2: We replace both the diodes by their piecewise linear equivalent
model as shown in the figure.
Step 3: Now the resultant circuit is simple resistive circuit with dc
sources. We can apply KVL and KCL in the resultant circuit.
Writing KVL in first half loop, we get
100 + 10_I1 + I2i + 0.02I1 + 0.2 = 0
10.02I1 + 10I2 = 99.8
Writing KVL in second half loop, we get

...(i)

0.02I1 0.2 + 0.6 + 0.015I2 = 0

0.02I1 0.015I2 = 0.4
Solving Eq (i) and (ii), we get,

...(ii)

I1 = 15.692 mA
I2 = 5.743 mA
Step 4: Now we verify our initial assumption that diode is ON.
(i) Since I1 is positive (current through diode is from p to n ),
diode D1 is On and our assumption is true.
(ii) Since I2 is negative, our initial assumption that D2 is ON is
incorrect. Hence we conclude that D2 is OFF.
Step 5: Now, we repeat the analysis by assuming that D2 is OFF.
Since D2 is OFF, I2 = 0 . Substituting I2 = 0 in Eq (i), we get

While writing KVL in the first half loop, note

that current through R is _I1 + I2i . Also in
Eq (i) and (ii) all resistances are in k and
currents are in mA.

10.02I1 + 10 # 0 = 99.8
I1 = 9.96 mA
Step 6: Again we verify our assumption that D1 is ON and D2 is OFF.
Since I1 is positive, D1 is ON. To confirm that diode D2 is indeed
OFF, we find the voltage across it. By writing KVL in the second
half loop, we get
0.02I1 0.2 + VD2 = 0

0.02 _9.96i 0.2 + VD2 = 0

Since diode D2 is Si diode and forward voltage across it is less than

Efforts: Team NODIA

www.nodia.co.in

Page 6

Diode Circuits _1

cut-in voltage (0.6 V in this example), diode D2 is indeed OFF.

Hence, our second assumption is true and current through diodes are
I1 = 9.96 mA and I2 = 0 .
(b) When R = 1 k
Again, first we assume that both diodes D1 and D2 are in forward
biased mode. Writing KVL in the first half loop, we get
100 + 1_I1 + I2i + 0.02I1 + 0.2 = 0
1.02I1 + I2 = 99.8
Writing KVL in the second half loop, we get

...(iii)

0.02I1 0.2 + 0.6 + 0.015I2 = 0

0.02I1 0.015I2 = 0.4
Solving Eq (iii) and (iv), we get

...(iv)

I1 = 53.74 mA
and
I2 = 44.99 mA
Since both currents are positive, our initial assumption that diodes
D1 and D2 are ON is correct. However we can verify this by finding
voltages across the diodes. If we calculate the voltages across diodes
D1 and D2 , they are
VD1 = 0.02I1 + 0.2
= 0.02 # 53.74 + 0.2 = 1.2748 V
VD2 = 0.015I2 + 0.6
= 0.015 # 44.99 + 0.6 = 1.2748 V
Since voltage across both the diode VD1 and VD2 are positive, both the
diodes are forward biased and our assumption is true.

Efforts: Team NODIA

www.nodia.co.in

Chapter 1