Scribd Logo
Upload

Welcome to Scribd!

  • Inputs Outputs A - B 0 0 1 1: Truth Table For AND Operation

    Uploaded by

    Tamoor Ramzan
    49 views11 pages
    This document contains truth tables that define the logic operations of AND, OR, NOT, NAND, NOR, XOR. It also contains logic expressions and truth tables for logic circuits F1 and F2 with inputs A, B, C, D and outputs F1 and F2. Questions are asked to define the logic expressions for F1 and F2 based on their truth tables.

    Original Description:

    Digital logic design

    Original Title

    Assignment DLD

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document contains truth tables that define the logic operations of AND, OR, NOT, NAND, NOR, XOR. It also contains logic expressions and truth tables for logic circuits F1 and F2 with inputs A, B, C, D and outputs F1 and F2. Questions are asked to define the logic expressions for F1 and F2 based on their truth tables.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as docx, pdf, or txt
    49 views11 pages

    Inputs Outputs A - B 0 0 1 1: Truth Table For AND Operation

    Uploaded by

    Tamoor Ramzan
    This document contains truth tables that define the logic operations of AND, OR, NOT, NAND, NOR, XOR. It also contains logic expressions and truth tables for logic circuits F1 and F2 with inputs A, B, C, D and outputs F1 and F2. Questions are asked to define the logic expressions for F1 and F2 based on their truth tables.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as docx, pdf, or txt
    of 11

    Truth Table for AND operation

    Inputs
    A

    B
    0
    0
    1
    1

    0
    1
    0
    1

    Outputs
    Desired
    A. B
    0
    0
    0
    1

    Observed
    0
    0
    0
    1

    Truth Table for OR operation


    Outputs
    Inputs
    A

    B
    0
    0
    1
    1

    0
    1
    0
    1

    Desired x=A+B
    0
    1
    1
    1

    Observed
    0
    1
    1
    1

    Truth Table for NOT operation


    Inputs
    A

    Outputs

    0
    1

    Desired
    x=A'
    1
    0

    Observed
    1
    0

    NAND operation
    Inputs
    A

    0
    1
    0
    1

    Outputs
    Desired
    x=(A.B)'
    1
    1
    1
    0

    0
    1
    0
    1

    Output
    Desired
    x= (A + B)'
    1
    0
    0
    0

    B
    0
    0
    1
    1

    Observed
    1
    1
    1
    0

    Truth Table for NOR operation

    Input
    A

    B
    0
    0
    1
    1

    Observed
    1
    0
    0
    0

    Truth Table for XOR operation


    Input

    Output

    B
    0
    0
    1
    1

    0
    1
    0
    1

    Desired
    x=AOB
    0
    1
    1
    0

    Observed
    0
    1
    1
    0

    Schematic for following logic circuit :

    A
    0
    0
    0
    0
    0
    0
    0
    0
    1
    1
    1
    1
    1
    1
    1
    1

    B
    0
    0
    0
    0
    1
    1
    1
    1
    0
    0
    0
    0
    1
    1
    1
    1

    C
    0
    0
    1
    1
    0
    0
    1
    1
    0
    0
    1
    1
    0
    0
    1
    1

    D
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1

    F1
    0
    1
    1
    1
    1
    0
    1
    0
    1
    1
    1
    1
    1
    1
    1
    1

    F2
    0
    1
    0
    1
    1
    1
    1
    1
    0
    1
    0
    1
    0
    1
    0
    1

    Q#1 Part 1
    F1(A,B,C,D) =[AB (C+ABD)+AB]C

    Truth Table:

    A
    0
    0
    0
    0
    0
    0
    0
    0
    1
    1
    1
    1
    1
    1
    1
    1

    B
    0
    0
    0
    0
    1
    1
    1
    1
    0
    0
    0
    0
    1
    1
    1
    1

    C
    0
    0
    1
    1
    0
    0
    1
    1
    0
    0
    1
    1
    0
    0
    1
    1

    D
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1

    F1
    0
    0
    1
    1
    0
    0
    0
    0
    0
    0
    1
    1
    0
    0
    0
    0

    Q#1 Part 2

    F2(A,B,C,D) =
    Truth Table:
    A

    F2

    Q#2 Part 1
    F1(A,B,C,D) =D(AB+CA)+ADC+BCD(A+DCB)

    Truth Table:

    F1

    Q#2 Part 2

    F2(A,B,C,D) =

    Truth Table:

    F2

    You might also like