Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 2

K. K.

WAGH INSTITUTE OF ENGINEERING EDUCATION & RESEARCH,


NASHIK.
Department of Electronics & Telecommunication Engineering
M. E. (E & TC VLSI & Embedded
Systems)
ASIC Design
INDEX
Sr. No.
1.

Name of Experiments

Date

Write VHDL code to simulate, synthesis, place & route


priority encoder in PLD. Check the results and also write
the test bench.

2.

Write VHDL code to simulate, synthesis, place & route


RAM/FIFO on PLD. Check the results and also write the
test bench.

3.

Draw CMOS layout & simulate FULL adder/MUX by


applying DRCs of appropriate foundry using backend tool
and check the outputs.

4.

Simulate stuck-at fault model of a given function.

CERTIFICATE
This is to certify that Mr./Ms. _____________________________________________
Roll No.

Exam Seat No.

has satisfactorily completed

the term work & experiments in the subject ASIC Design in fulfillment of Third
Semester of Masters Degree course in E & TC Engineering (VLSI & Embedded
Systems) during the academic year 2016-2017.

Prof. Dr. S.P. Ugle


Faculty Incharge

Prof. Dr. D. M. Chandwadkar


HOD
(E & TC / Electronics)

Prof. Dr. K. N.
Nandurkar
Principal

Remark

You might also like