Professional Documents
Culture Documents
Ca 3083
Ca 3083
Data Sheet
Features
High IC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100mA (Max)
Ordering Information
PART
NUMBER
TEMP.
RANGE
PART
(C)
MARKING
FN481.7
Applications
PACKAGE
PKG.
DWG. #
E16.3
CA3083
CA3083
CA3083Z
(Note)
CA3083Z
CA3083M96
3083
CA3083MZ
(Note)
3083MZ
CA3083MZ96 3083MZ
(Note)
M16.15
*Pb-free PDIPs can be used for through hole wave solder processing
only. They are not intended for use in Reflow solder processing
applications.
Differential Amplifier
Temperature Compensated Amplifier
Thyristor Firing
See Application Note AN5296 Applications of the
CA3018 Circuit Transistor Array for Suggested
Applications
Pinout
CA3083
(PDIP, SOIC)
TOP VIEW
16
1
2
3
15
Q1
14
Q2
13
4
SUBSTRATE
Q5
12
11
6
Q3
7
8
Q4
10
9
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas Inc. 1998, 2005, 2006, 2011. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
CA-3083
Absolute Maximum Ratings
Thermal Information
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . .-55C to 125C
CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
1. The collector of each transistor of the CA3083 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage
which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To
avoid undesired coupling between transistors, the substrate Terminal (5) should be maintained at either DC or signal (AC) ground. A suitable
bypass capacitor can be used to establish a signal ground.
2. JA is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
V(BR)CBO
IC = 100A, IE = 0
20
60
V(BR)CEO
IC = 1mA, IB = 0
15
24
V(BR)CIO
ICI = 100A, IB = 0, IE = 0
20
60
V(BR)EBO
IE = 500A, IC = 0
6.9
Collector-Cutoff-Current
ICEO
VCE = 10V, IB = 0
10
Collector-Cutoff-Current
ICBO
VCB = 10V, IE = 0
hFE
VCE = 3V
IC = 10mA
40
76
IC = 50mA
40
75
VBE
0.65
0.74
0.85
VCE SAT
IC = 50mA, IB = 5mA
0.40
0.70
fT
450
MHz
|VIO|
1.2
mV
|IIO|
0.7
2.5
NOTE:
3. Actual forcing current is via the emitter for this test.
FN481.7
December 15, 2011
CA-3083
100
0.9
VCE = 3V
VCE = 3V
90
TA = 70C
TA = 25C
80
TA = 0C
70
60
10
TA = 0C
TA = 25C
0.7
TA = 70C
0.6
0.5
0.1
50
0.1
0.8
100
FIGURE 1. hFE vs IC
1.2
0.8
0.6
0.4
MAXIMUM
0.2
0.8
0.6
0.4
0
1
10
BASE-TO-EMITTER
SATURATION VOLTAGE (V)
0.8
0.7
0.6
0.5
10
COLLECTOR CURRENT (mA)
100
TYPICAL
100
10
COLLECTOR CURRENT (mA)
MAXIMUM
0.2
TYPICAL
100
FIGURE 2. VBE vs IC
COLLECTOR-TO-EMITTER
SATURATION VOLTAGE (V)
COLLECTOR-TO-EMITTER
SATURATION VOLTAGE (V)
1
10
COLLECTOR CURRENT (mA)
100
6
VCE = 3V, TA = 25C
5
4
3
2
1
0
0.1
1
COLLECTOR CURRENT (mA)
10
FN481.7
December 15, 2011
CA-3083
(Continued)
10
VCE = 3V, TA = 25C
0.1
0.1
1
COLLECTOR CURRENT (mA)
10
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporations quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
4
FN481.7
December 15, 2011