Scribd Logo
Upload

Welcome to Scribd!

  • 1K views

    Single Port Ram Verilog Read Write

    Uploaded by

    manish 123
    This document describes a Verilog module for a RAM memory with 8-bit data width and 8-bit address width, supporting 1 write and 1 read port. The module defines input and output ports for address, data, chip select, write enable, and output enable. It implements the RAM memory using an internal register array and always blocks to handle write and read operations based on the control signals.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Flag for inappropriate content

    You might also like

    Single Port Ram Verilog Read Write

    Uploaded by

    manish 123
    1K views1 page
    This document describes a Verilog module for a RAM memory with 8-bit data width and 8-bit address width, supporting 1 write and 1 read port. The module defines input and output ports for address, data, chip select, write enable, and output enable. It implements the RAM memory using an internal register array and always blocks to handle write and read operations based on the control signals.

    Original Description:

    single port ram verilog asynchronous read write

    Copyright

    © © All Rights Reserved

    Available Formats

    TXT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document describes a Verilog module for a RAM memory with 8-bit data width and 8-bit address width, supporting 1 write and 1 read port. The module defines input and output ports for address, data, chip select, write enable, and output enable. It implements the RAM memory using an internal register array and always blocks to handle write and read operations based on the control signals.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as txt, pdf, or txt
    1K views1 page

    Single Port Ram Verilog Read Write

    Uploaded by

    manish 123
    This document describes a Verilog module for a RAM memory with 8-bit data width and 8-bit address width, supporting 1 write and 1 read port. The module defines input and output ports for address, data, chip select, write enable, and output enable. It implements the RAM memory using an internal register array and always blocks to handle write and read operations based on the control signals.

    Copyright:

    © All Rights Reserved
    Download as TXT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as txt, pdf, or txt
    of 1

    module ram_sp_ar_aw (

    address , // Address Input


    data , // Data bi-directional
    cs , // Chip Select
    we , // Write Enable/Read Enable
    oe // Output Enable
    );
    parameter DATA_WIDTH = 8 ;
    parameter ADDR_WIDTH = 8 ;
    parameter RAM_DEPTH = 1 << ADDR_WIDTH;
    //--------------Input Ports-----------------------
    input [ADDR_WIDTH-1:0] address ;
    input cs ;
    input we ;
    input oe ;
    //--------------Inout Ports-----------------------
    inout [DATA_WIDTH-1:0] data ;
    //--------------Internal variables----------------
    reg [DATA_WIDTH-1:0] data_out ;
    reg [DATA_WIDTH-1:0] mem [0:RAM_DEPTH-1];
    //--------------Code Starts Here------------------
    // Tri-State Buffer control
    // output : When we = 0, oe = 1, cs = 1
    assign data = (cs && oe && !we) ? data_out : 8'bz;
    // Memory Write Block
    // Write Operation : When we = 1, cs = 1
    always @ (address or data or cs or we)
    begin : MEM_WRITE
    if ( cs && we ) begin
    mem[address] = data;
    end
    end
    // Memory Read Block
    // Read Operation : When we = 0, oe = 1, cs = 1
    always @ (address or cs or we or oe)
    begin : MEM_READ
    if (cs && !we && oe) begin
    data_out = mem[address];
    end
    end
    endmodule // End of Module ram_sp_ar_aw

    You might also like