Professional Documents
Culture Documents
Xprog M User Manual
Xprog M User Manual
c e.c
ou r
r e s
o bd
XPROG-m Programmer
w .
ww Users Manual
Rev. 1.8
2005.04.29
2005 TMT
P/C: 3-001-0001
Revision History
o m
.c
1.6 2004.11.19 Corrected EWS3 target connection. K-Line pin
r c e
ou
1.7 2005.03.31 Added MC68HC05V12 target connection
e s
1.8 2005.04.29 Added MC68HC11KW1 target connection
d r
w .ob
w w
1. INTRODUCTION
1.1. Main Features. 5
1.2. Technical data..... 5
1.3. Programmer board layout, interfaces description 6
2. TARGET CONNECTION
2.1. MC68HC05 family. 8
2.1.1. MC68HC05E6... 8
2.1.2. MC68HC05B6/B8/B16/B32 (PLCC52) 9
2.1.3. MC68HC05B6/B8/B16/B32 (QFP64).. 9
2.1.4. MC68HC705B16N/B32 (PLCC52).. 10
m
2.1.5. MC68HC705B16N/B32 (QFP64). 10
2.1.6. MC68HC(7)05X16/X32 (QFP64). 11
.c o
e
2.1.7. MC68HC05H12. 11
r c
2.1.8. MC68HC(7)05L28 12
ou
2.1.9. MC68HC05P3... 12
r e s
2.1.10. MC68HC705P3..... 13
d
.ob
2.1.11. MC68HC05V12 ..... 14
2.2. MC68HC08 family 16
w
2.2.2. MC68HC08AS32/AS32A (QFP64).. 16
2.2.3. MC68HC08AZ32A... 17
2.2.4. MC68HC08AS60/AS60A(PLCC52) 17
2.2.5. MC68HC08AS60/AS60A(QFP64)... 18
2.2.6. MC68HC08AZ60A... 18
o m
c e .c
r
2.4. MC68HC(S)12 family... 26
ou
2.4.1. MC68HC12B32. 26
2.4.2.
e s
MC68HC12BE32.. 26
r
d
2.4.3. MC68HC12D60 27
.ob
2.4.4. MC68HC12DG128 27
w
2.4.5. MC9S12D64(QFP80) 28
w w 2.4.6.
2.4.7.
2.4.8.
MC9S12D64(QFP112).. 28
MC9S12DG256(QFP80)... 29
MC9S12DG256(QFP112). 29
o m
.c
Device Programmer Desktop;
e
Software version control mechanism;
Self check for errors handling;
r c
s ou
High speed RS232 communication interface, fully compatible
e
r
with USB RS232 adapter;
d
.ob
Fully upward-compatible XPROG connector;
Multifunctional XPROG-m connector;
Power Supply
- universal power provider: 100/240 Vac 47/63 Hz/ 15 Vdc 300mA;
Dimensions
Width 90mm
Length 90mm
Height 18mm
Power
Supply RS232
XPROG-m connector
Led1 Led2 Led3
Multifunctional
o m
c e .c
ou r
r e s
d
.ob XPROG connector
DIP Socked
w w
w Figure 1. The XPROG-m board layout
GND
Vcc
B6
B4
B2
B0
B0 B7
B1 B6
B2 B5
B3 B4
B7
B5
B3
B1
GND
VppR
Vpp
o m
.c
Figure 2. The XPROG connector Figure 3. The DIP socked
r c e
e s ou
d r
.ob
Table 1. Signals description
ww
Signal name Description
o m
.c
2.1. MC68HC05 family
2.1.1. MC68HC05E6
r c e
e s ou
d r
.ob
+9V 1 /IRQ GND 28
2 27
GND 3
/Reset Vcc
26 Mask sets: 0F82B, 0G72G
w
B0 4 25 Oscillator: 3, 4 pin
w
B1 5 24
w
B2 6 23 Packages: SOIC28, SDIP28
XPROG-m
B4 8 21
B5 9 20
B6 10 19
B7 11 18
Vcc PB1
12 17
VppR 13
PB0
16
14 PC3 15
Optional - must be Hi
Mask sets:
Oscillator: 16, 17 pin
Packages: PLCC52
TDO
RDI
PD4
GND VDD
B0
B1
PD3 EEPROM: 0x0101 0x01FF
B2 VSS CFG(EEPROM): 0x0100
XPROG-m
B3 Optional-must be Lo
B4 PLCC52
B5 Optional-must be Hi
B6 Optional-must be Hi
B7 /RESET
Vcc +9V /IRQ
VppR
c e
1 1
.c
+5V5% +9V5%
ou r
r e s
2.1.3. MC68HC05B6/B8/B16/B32 (QFP64)
d
w .ob Mask sets:
w
Vss
w
Oscillator: 28, 29 pin
GND Packages: QFP64
B0
B1
EEPROM: 0x0101 0x01FF
B2 RDI CFG(EEPROM): 0x0100
XPROG-m
B3 Optional-must be Lo
B4 TDO QFP64
B5 Optional-must be Hi
B6 Optional-must be Hi
B7
Vcc +9V
VppR
/RESET
TCAP1
/IRQ
PD4
Vdd
PD3
Mask sets:
Oscillator: 16, 17 pin
Packages: PLCC52
TDO
RDI
PD4
GND
B0
VDD EEPROM: 0x0101 0x01FF
Optional-must be Hi PD3
B1 CFG(EEPROM): 0x0100
B2 VSS
XPROG-m
B3
B4 PLCC52
B5 Optional-must be Hi
B6 Optional-must be Hi
B7 /RESET
Vcc +9V /IRQ
VppR
m
XPROG pin B0 B1 B2 B3 B4 B5 B6 B7 Vcc VppR
.c o
Signal level - 1 0/1 0/1 - 0/1 1 1 +5V5% +9V5%
r c e
s
2.1.5. MC68HC705B16N/B32 (QFP64)
e ou
d r
w .ob Mask sets:
Vss
w
Oscillator: 28, 29 pin
w
GND
Packages: QFP64
B0
B1
Optional-must be Hi EEPROM: 0x0101 0x01FF
B2 RDI CFG(EEPROM): 0x0100
XPROG-m
B3
B4 TDO QFP64
B5 Optional-must be Hi
B6 Optional-must be Hi
B7
Vcc +9V
VppR
/RESET
TCAP1
/IRQ
PD4
Vdd
PD3
Vss
2D59J
GND Optional-must be Hi Oscillator: 28, 29 pin
B0
B1
Optional-must be Hi
Packages: QFP64
B2 RDI EEPROM: 0x0101 0x01FF
XPROG-m
B3 Optional-must be Lo
B4
B5 Optional-must be Hi
TDO QFP64 CFG(EEPROM): 0x0100
B6 Optional-must be Hi
B7 MDS
Vcc TCAP2
VppR
/RESET
TCAP1
PD3
PD4
Vdd
o m
c e .c
XPROG pin B0 B1 B2 B3
o
B4 B5
u r B6 B7 Vcc VppR
s
Signal level 1 1 0/1 0/1 0 0/1 1 1 +5V5%
bd re
w .o
2.1.7. MC68HC(7)05H12
/IRQ
Vss
B0
B1 Vdd PB1
B2 PB0
XPROG-m
B3
B4
B5 Optional-must be Hi
B6 PLCC52
B7
Vcc +9V
VppR
Mask sets:
Oscillator: 7, 8 pin
Vss
GND
B0
Optional-must be Hi Vdd PB6 Packages: SDIP56
Optional-must be Hi
B1
B2
EEPROM: 0x0300 0x03EF
XPROG-m
B3 /IRQ PB3
B4 /RESET PB2
B5 Optional-must be Hi
B6
B7 PA0
Vcc PA1
+9V
VppR
o m
XPROG pin B0 B1 B2 B3 B4 B5
c e
B6 B7
.c
Vcc VppR
r
Signal level 1 1 0/1 0/1 - 0/1 1 - +5V5% +9V5%
e s ou
r
2.1.9. MC68HC05P3
d
.ob
ww
+9V 1 /IRQ GND 28
2 Vcc 27
Mask sets: 1E25B
w
GND /Reset
B0
3 PA0 26 Oscillator: 3, 4 pin
4 25
B1 5 24
Packages: SOIC28, SDIP28
MC68HC05P3
B3 7 22
B4 8 21
B5 9 20
B6 10 19
B7 11 PB1 18
Vcc 12 17
VppR 13 16
14 15
Optional - must be Hi
B3 7 22
MC68HC705P3
B4 8 21
B5 9 20
B6 10 19
B7 11 18
Vcc PB1
12 17
VppR 13
PB0
16
PC2
14 15
PC4
Optional - must be Hi
m
Optional - must be Lo
.c o
r c e
u
XPROG pin B0 B1 B2 B3 B4 B5 B6 B7 Vcc VppR
Signal level - - 0/1 0/1
bd re
w .o
w w
o m
c e .c
ou r
r e s
d
w .ob PLCC68
w w
In-circuit programming
connector
RESET
SYNC
AD0
AD2
AD4
AD6
CP0
Vcc
P/C: 1-002-0008
o m
c e .c
ou r
r e s
VppR
CLK
AD1
AD3
AD5
AD7
GND
d
CP1
w .ob
w wAD1
AD0
AD2
AD3
AD4
AD5
AD6
AD7
PLCC68
CP1
SYNC
RESET
CLK
Vcc
GND
Vppr
CP0
Optional-must be Lo
PTC0
PTC1
/IRQ
/RST Packages: PLCC52
GND EEPROM: 0x0800 0x09FF
B0
B1
B2 PLCC52
XPROG-m
B3 Optional-must be Lo
B4
B5 Optional-must be Hi
PTA0
B6
Vss
Vdd
B7
Vcc +9V
VppR
o m
XPROG pin B0 B1 B2 B3 B4 B5
c e B6 B7
.c
Vcc VppR
Signal level - - - 0/1 0
ou
0/1
r 1 - +5V5% +9V5%
r e s
d
.ob
2.2.2. MC68HC08AS32/AS32A (QFP64)
w w
w
Optional-must be Lo
Mask sets: 1J27F
Oscillator: 58, 59 pin
PTC3
PTC1
PTC0
/IRQ
Packages: QFP64
GND
/RST EEPROM: 0x0800 0x09FF
B0
B1
B2
XPROG-m
B3 Optional-must be Lo
B4
B5 Optional-must be Hi QFP64
B6
B7
Vcc +9V
VppR
PTA0
Vdd
Vss
Optional-must be Lo
PTC3
PTC1
PTC0
Mask sets: 0J66D
/IRQ
/RST Oscillator: 58, 59 pin
GND
B0 Packages: QFP64
B1
B2 EEPROM: 0x0800 0x09FF
XPROG-m
B3 Optional-must be Lo
B4
B5 Optional-must be Hi QFP64
B6
B7
Vcc +9V
VppR
PTA0
Vdd
Vss
o m
c e .c
ou r
s
2.2.4. MC68HC08AS60/AS60A(PLCC52)
d r e
w
Optional-must be Lo
.ob
w w Mask sets: 0H62A, 8H62A
PTC0
PTC1
/IRQ
/RST
Oscillator: 2, 3 pin
GND
B0
Packages: PLCC52
B1
B2 PLCC52
EEPROM1: 0x0800 0x09FF
EEPROM2: 0x0600 0x07FF
XPROG-m
B3 Optional-must be Lo
B4
B5 Optional-must be Hi
PTA0
B6
Vss
Vdd
B7
Vcc +9V
VppR
Optional-must be Lo
PTC3
PTC1
PTC0
/IRQ Mask sets: 0H62A, 8H62A
GND
/RST Oscillator: 58, 59 pin
B0 Packages: QFP64
B1
B2 EEPROM1: 0x0800 0x09FF
XPROG-m
B3
B4
Optional-must be Lo
EEPROM2: 0x0600 0x07FF
B5 Optional-must be Hi QFP64
B6
B7
Vcc +9V
VppR
PTA0
Vdd
Vss
o m
.c
rce
XPROG pin B0 B1 B2 B3 B4 B5 B6 B7 Vcc VppR
Signal level - - - 0/1 0
o u 0/1 1 - +5V5% +9V5%
d r es
.ob
2.2.6. MC68HC08AZ60A(QFP64)
w w
w
Optional-must be Lo
Mask sets:
Oscillator: 58, 59 pin
PTC3
PTC1
PTC0
B3 Optional-must be Lo
B4
B5 Optional-must be Hi QFP64
B6
B7
Vcc +9V
VppR
PTA0
Vdd
Vss
2.3.1. MC68HC11A8/E1/E9/E20(PLCC52)
Optional-must be Lo
Mask sets:
Oscillator: 7, 8 pin
Packages: PLCC52
MODA
MODB
EEPROM: 0xB600 0xB7FF
Vss
GND
B0
B1
B2
XPROG-m
B3 Optional-must be Lo
B4 PLCC52
B5
B6 /RESET
B7
Vcc Vdd
VppR RxD
o m
.c
XPROG pin B0 B1 B2 B3 B4 B5 B6 B7 Vcc VppR
Signal level - - 0/1 0/1 0 0/1
r c e
- - +5V5%
e s ou
d r
.ob
2.3.2. MC68HC11A8/E1/E9/E20(QFP64)
ww
Optional-must be Lo
Mask sets:
w
Oscillator: 31, 33 pin
Packages: QFP64
MODA
MODB
GND
B0
B1
B2
XPROG-m
B3 Optional-must be Lo QFP64
B4
B5 /RESET
B6
B7
Vcc
VppR RxD
TxD
Vdd
Optional-must be Lo
MODA
Mask sets: 0D46J, 1D47J,
Vss
GND
B0 2D47J
B1
B2 Oscillator: 7, 8 pin
XPROG-m
B3
B4
Optional-must be Lo
PLCC52 Packages: PLCC52
B5
B6 /RESET EEPROM: 0xB600 0xB7FF
B7
Vcc
Vdd
VppR RxD
MODB: 22 pin (B4)
m
Signal level - - 0/1 0/1 0 0/1 - - +5V5%
.c o
r c e
ou
2.3.4. MC68HC11F1(PLCC68)
r e s
d
Optional-must be Lo
.ob
Mask sets: 2F37E, E87J
Oscillator: 6, 7 pin
w
Packages: PLCC68
w
MODA
MODB
GND
B0
B1
B2
w /RESET
XPROG-m
B3 Optional-must be Lo PLCC68
B4
B5
B6
B7
Vcc
VppR
RxD
TxD
Vdd
Vdd
TxD
RxD
Packages: QFP80
EEPROM: 0xFE00 0xFFFF
GND
B0
B1
B2
XPROG-m
B3 Optional-must be Lo /RESET
B4 QFP80
B5
B6
B7
Vcc
VppR
MODB
MODA
Vss
Optional-must be Lo
c o m
.
XPROG pin B0 B1 B2 B3 B4 B5 B6 B7 Vcc VppR
Signal level - - 0/1 0/1 0 0/1 -
rc
-
e +5V5%
o u
es
2.3.6. MC68HC11K4(PLCC84)
d r
.ob
Optional-must be Lo
Mask sets: 1E62H
w
Oscillator: 67, 68 pin
w
Packages: PLCC84
GND
B0
w TxD
RxD
MODA
MODB
/RESET
EEPROM: 0x0D80 0x0FFF
B1
B2
XPROG-m
B3 Optional-must be Lo
B4 Vdd
B5 Vss
PLCC84
B6
B7
Vcc
VppR
Optional-must be Lo
MODA
MODB
/RESET
TxD
RxD
Vdd
Vss
GND
B0
B1
B2
XPROG-m
B3 Optional-must be Lo
B4
B5
B6
B7
Vcc
VppR
QFP80
o m
.c
rce
XPROG pin B0 B1 B2 B3 B4 B5 B6 B7 Vcc VppR
o u
es
Signal level - - 0/1 0/1 0 0/1 - - +5V5%
d r
.ob
2.3.8. MC68HC11KS2(LQFP80)
ww
Optional-must be Lo
Mask sets: 1E59B, 2E59B
w
Oscillator: 74, 75 pin
Packages: LOFP80
EEPROM: 0x0D80 0x0FFF
MODA
MODB
/RESET
GND
RxD
B0
TxD
B1
B2
XPROG-m
B3 Optional-must be Lo
B4
B5
B6 Vss
B7
Vcc Vdd
VppR
LQFP80
VDD
TxD
RxD
VSS
MODB
/RESET
EEPROM: 0x0D80 0x0FFF
GND
B0
B1
B2
XPROG-m
B3 Optional-must be Lo
B4 PLCC68
B5
B6
B7
Vcc
VppR
o m
XPROG pin B0 B1 B2 B3 B4 B5 B6 B7 Vcc VppR
.c
Signal level - - 0/1 0/1 0 0/1 - - +5V5%
r c e
e s ou
d r
2.3.10. MC68HC11KA4(QFP64)
w .ob
Optional-must be Lo
w w
MODA
MODB
/RESET
RxD
TxD
Mask sets: 0E57S
GND Oscillator: 59, 60 pin
B0
B1
Vss
Vdd Packages: QFP64
B2
EEPROM: 0x0D80 0x0FFF
XPROG-m
B3 Optional-must be Lo
B4 QFP64
B5
B6
B7
Vcc
VppR
Vss
Vdd
TxD
RxD
MODA
/RESET
Optional-must be Lo
GND MODB
B0
B1
B2 PLCC84
XPROG-m
B3 Optional-must be Lo
B4
B5
B6
B7
Vcc
VppR
XPROG pin B0 B1 B2 B3 B4 B5 B6 B7
c
Vcc
o m VppR
e .
rc
Signal level - - 0/1 0/1 0 0/1 - - +5V5%
o u
d r es
.ob
2.3.12. MC68HC11P2
w w
w Mask sets: 3E74J, 1E53M,
0G10V
Oscillator: 66, 67 pin
Vss
Vdd
TxD
RxD
MODA Packages: PLCC84
/RESET
EEPROM: 0x0D80 0x0FFF
Optional-must be Lo
GND MODB
B0
B1
B2 PLCC84
XPROG-m
B3 Optional-must be Lo
B4
B5
B6
B7
Vcc
VppR
Mask sets:
Oscillator: 68, 67 pin
Packages: TQFP 100
TxD
EEPROM: 0x0D80 0x0FFF
RxD
MODA
GND MODB
B0 /RESET
B1
B2
XPROG-m
B3 Optional-must be Lo
B4
B5 Vdd
B6 Vss
B7
Vcc TQFP 100
VppR
o m
c e .c
B0 B1 B2 B3 B4 B5
u
B6
r B7 Vcc VppR
XPROG pin
Signal level - - 0/1 0/1
s o0 0/1 - - +5V5%
bd re
w .o
w w
2.4.1. MC68HC12B32
B3 Vdd
B4 Vss
B5 QFP80
B6
B7
Vcc
VppR
BKGD
/RESET
MODB
MODA
o m
.c
Optional-must be Lo
Optional-must be Lo
r c e
u
XPROG pin B0 B1 B2 B3 B4 B5 B6 B7 Vcc VppR
Signal level - - - 0/1
s o - 0/1 - - +5V5%
bd re
.o
2.4.2. MC68HC12BE32
w w
w
Mask sets: 2H54T
Oscillator: 33, 34 pin
Packages: QFP80
GND
B0
B1
EEPROM: 0x0D00 0x0FFF
B2
XPROG-m
B3 Vdd
B4 Vss
B5 QFP80
B6
B7
Vcc
VppR
BKGD
/RESET
MODB
MODA
Optional-must be Lo
Optional-must be Lo
B3 Vss
B4
B5 QFP80
B6
B7
Vcc BKGD
VppR
/RESET
MODB
MODA
Optional-must be Lo
Optional-must be Lo
e .c
Signal level - - - 0/1 - 0/1 - - +5V5%
r c
ou
2.4.4. MC68HC12DG128
r e s
d
.ob
Mask sets: 5H55W
Oscillator: 47, 48 pin
w w Packages: QFP112
w
EEPROM: 0x0800 0x0FFF
GND
B0
B1 Vdd
B2
XPROG-m
B3 Vss
B4
B5 QFP112
B6
B7
Vcc
VppR
BKGD
/RESET
MODB
MODA
Optional-must be Lo
Optional-must be Lo
Vdd
Vss
Oscillator: 34, 35 pin
Packages: QFP80
GND EEPROM: 0x4000 0x43FF
B0
B1
B2
XPROG-m
B3
B4 QFP80
B5
B6
B7 BKGD
Vcc
VppR
/RESET
MODA
MODB
m
Optional-must be Lo
o
Optional-must be Lo
XPROG pin B0 B1 B2 B3 B4 B5
c e
B6 B7
.c
Vcc VppR
Signal level - - - 0/1 -
ou
0/1
r - - +5V5%
r e s
d
2.4.6. MC9S12D64(QFP112)
w
Oscillator: 46, 47 pin
w
Vdd
Vss
Packages: QFP112
EEPROM: 0x4000 0x43FF
GND
B0
B1 QFP112
B2
XPROG-m
B3
B4
B5
B6
B7
Vcc BKGD
VppR
/RESET
MODB
MODA
Optional-must be Lo
Optional-must be Lo
Vdd
Vss
EEPROM: 0x4000 0x4FFF
GND
B0
B1
B2
XPROG-m
B3
B4 QFP80
B5
B6
B7 BKGD
Vcc
VppR
/RESET
MODA
MODB
m
Optional-must be Lo
o
Optional-must be Lo
XPROG pin B0 B1 B2 B3 B4 B5
c e
B6 B7
.c
Vcc VppR
Signal level - - - 0/1 -
ou
0/1
r - - +5V5%
r e s
d
2.4.8. MC9S12DG256(QFP112)
w .ob
w w
Vdd
Vss
GND
B0
B1 QFP112
B2
XPROG-m
B3
B4
B5
B6
B7
Vcc BKGD
VppR
/RESET
MODB
MODA
Optional-must be Lo
Optional-must be Lo
PLCC adapter
o m
c e .c
ou r
r e s
d
w .ob
w w Figure 4. The XPROG-m with PLCC adapter
m
TMS374 ICP adapter
o
In-circuit programming
.c
connector P/C: 1-002-0008
r c e
e s ou
d r
w .ob
w w
Figure 5. The XPROG-m with TMS374 in-circuit
programming adapter
The M35080 SPI Bus EEPROM memory with incremental registers area
support on-board and ICP (in-circuit programming) modes for reading all
EEPROM data, incremental area EEPROM writing, EEPROM writing,
erasing all EEPROM data to delivery state. Figure 6. shows M35080 on
board programming mode. In this mode M35080 device must be properly
inserted into XPROG-m DIP Socked. Figure 7. shows ICP programming
mode. In this mode, for best performance, ICP adapter must be used.
o m
c e .c
ou r
r e s
d
w .ob
w w Vss (1)
/S (2)
M35080
(8)Vcc
(7)D
/W (3) (6)C
Q (4) (5)NC
DIP Socked
ou
programming adapter
8 1
s
P/C: 1-002-0006
d r e
w .ob
w
Vcc D C Q /W /S Vss
w
8 7 6 4 3 2 1
o m
c e .c
ou r
r e s
d
w .ob
w w Connect this pin to
K-Line adapter
MCU MODB pin. P/C: 1-002-0007
(See 2.2.3 MC68HC11EA9 section)
GND
K-Line
BMW EWS3 +12V
Pin 10 (+30)
Pin 13 (K-Line)
Pin 9 (Ground)
w w