Unit 4

You might also like

Download as pdf or txt
Download as pdf or txt
You are on page 1of 29

MAHALAKSHMI

ENGINEERING COLLEGE

TIRUCHIRAPALLI 621213

QUESTION BANK

--------------------------------------------------------------------------------------------------------------

Sub. Code :GE6252 Semester : II

Subject : BEEE Unit : IV

--------------------------------------------------------------------------------------------------------------

PART-A

1.Give the meaning for edge triggering in flip flops ? (AU MAY 07)

In the edge triggering ,the output responds to the changes in the input only at
the positive or negative edge of the clock pulse at the clock input.There are two types of
edge triggering .

Positive edge triggering :Here ,the output responds to the changes in the input
only at the positive edge of the clock pulse at the clock input.
Negative edge triggering : Here, the output responds to the chances in the input
only at the negative edge of the clock pulse input.

2.With reference to a JK flip flop,what is racing ? (AU MAY 08)

In a level triggered J-K flip flop,When J and K are both high ,then the output
toggles continuously .This condition is called a race around condition.

3.If the input frequency of a T FF is 1600 kHz,what will be the output frequency ?

800 kHz,because it toggles at every clock pulse.

4.What is the difference between serial and parallel transfer ? What type of
register is used in each case ? (AU DEC 09)

When data is transfered one bit at a time,the process of transfer is known as


serial transfer.When multiple bits of data are transferred at a time,the process is
known as parallel transfer.

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 1


For parallel transfer ,we can use parallel in and parallel out register.For serial
transfer we can use left shift or right register.

5.Differentiate between flip flop and latch ? (AU MAY 05)

Latch Flip flop


A simple latch is the basis for flip Flip flop is built by connecting some
flop building. additional components around the
latch.
Latch is level triggered either Flip flop is pulse or clock-edge
positive level or negative level triggered either positive edge or
triggered. negative edge triggered.
The latch output responds to inputs Flip flop output responds to inputs
,until active level is maintained at only at the specified (positive or
the enable input. negative )edges of clock pulse.

OTHER QUESTIONS:

1. Explain the radix of a number system.

Radix or base of a number system is defined as the number of different symbols


used in the number system. For example binary number system uses two different

symbols 0 and 1. Thus it has a radix of 2.

2. What is decimal system of number representation?

The decimal number system has ten different symbols or digits i.e.,
0,1,2,3,4,5,6,7,8 and 9. all higher numbers in this system are represented in terms of
these ten digit only. The decimal system has a radix of 10. It is a positional system i.e.,
each digit in a given decimal number has a weight or a value.

3. Explain the term Boolean Algebra.

Boolean algebra, the algebra of logic, is the mathematical frame work upon whch

logic design is based, and it is used in the description, synthesis and analysis of

binary logic functions.

4. State Demorgans theorem.

Demorgans first law : This law states that the complement of a product of variable

variables equals the product of a complements of each variables.

_____ __ ___
EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 2
A+B = A . B

Demorgans second law: This law states that the complement of a product (of

variables) equals the sum of the complements of each variables.

_____ __ ___

A.B = A + B

5. What is the use of demorgans theorem?

It can be used in the minimisation of Boolean expressions. Complements of two or

more variables ANDed is the same as the ORing complement of the individual.

Therefore interchange of AND and OR is possible.

6. What is duality law?

Duality principles states that every algebraic expression deducible from the

postulates of Boolean algebra remains valid if the operators and identify elements

are interchanged. Laws which obey duality principle are called duality laws.

7. State the laws of Boolean Algebra.

1) A + 0 = A 2) A . 1 = A

3) A + 1 = A 4) A . 0 = 0

5) A + A = A 6) A . A = A

7) A + = 1 8) A. = 0

9) A + AB = A 10) () = A

8. What is half adder?

A combinational circuit that performs the addition of two bits is called


a half adder.

Here two one bit words are added resulting in two bits of data namely sum and
carry.

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 3


9. Distinguish between half adder and full adder.

Half Adder Full Adder

It can add only two bits at a time It can add three bits at a time

No such possibilities exist for half A full adder circuit can be obtained by
adder. combining two half adder with a OR
gate.

10. What is flip-flop? Where it is used?

The basic digital memory circuit is known as flip-flop. It is a memory device used

to store one binary digit(bit). The main applications are counters and shift

registers.

11. What are the different types of Flip Flops?

i) R-S Flip-flop ii) Clocked R-S flip-flop

iii) D-Type flip-flop iv) T-type flip-flop

v) J-K flip-flop vi) J-K master slave flip-flop

12. Name the different types of triggering employed in a flip-flp?

The different types of triggering are

a) Level triggering
b) Pulse triggering
c) Positive edge triggering
d) Negative edge triggering

13. What is meant by racing in the operation of a flip-flop?

This race condition arises when the width of the clock pulse is greater than the

propagation delay time of the flip-flop. When J = K = 1 and Q is also 1. the next

pulse will cause Q to switch to 0, but due to toggling the output will oscillate

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 4


between 1 and 0. This is called race around condition.

14. State a method to avoid racing problem is JK flip-flop?

Race problem is avoided by using two JK flip-flop in cascade called as J-K master

slave flip-flop. The clock pulses applied at the master are inverted and applied to

the slave. It employs a feedback from the output of the second flip-flop to the
input of the first flip-flop.

15. What is a counter?

A counter is a sequential circuit making use of a number of flip-flops which

undergo a sequence of states on the application of clock pulses at its input.

16. What is synchronous counter?

In a synchronous counter, the clock pulse is applied simultaneously to all flip-


flop.

The outputs of the flip-flops change state at the same instant. The speed of

operation is high compared to the asynchronous counter.

17. What are the different types of counters?

The different types of counters are

i) Synchronous counter
ii) Asynchronous counter
a) Up counter b) Down counter

c) Modulo N counter d) Up/down counter

e) Presettable counter

18. What is ripple counter?

A ripple counter is nothing but an asynchronous counter, in which the output of the

flip-flops change state like a ripple in water (when a stone is thrown into a pond).

Hence the name ripple counter. It is also formed by connecting each flip-flop

output to the T lead of the next stage.

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 5


19. What are shift registers?

A shift register is a register capable of shifting the binary information either to the

left or to the right. Logically a shift register consists of a group of cascaded flip-

flops, with the output of each flip-flop connected to the input of the next flip-flop.

20. What are the four types of shift register?

The four types of shift registers are

i) Serial in serial out (SISO)


ii) Serial in parallel out (SIPO)
iii) Parallel in parallel out (PIPO)
iv) Parallel in serial out (PISO)

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 6


PART-B

1.Convert the following binary numbers to decimal numbers ? (AU MAY 09,10,11)

2.convert (725.25)8 to its decimal and binary equivalent ? (AU MAY 08)

3.convert (3576)8 to hexadecimal ? (AU MAY 12)

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 7


4.Write the decimal equivalent of (10AB)16 (AU MAY 08)

5.(101010111100)2 =(?)8=(?)16

6.Express the following binary numbers in its equivalent decimal numbers :

(a)101.01 (b)101.11(AU MAY 08)

7.Draw and explain the circuit diagram of NOT,AND,OR and NAND gates with
suitable truth tables. (AU MAY 11)

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 8


EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 9
EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 10
EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 11
8.Simplify the boolean expressions ? (AU MAY 11)

1.)xy +x'z +yz

2.)(A' +B+C').(A+B +C).(C+D).(C+D+E)

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 12


9.Draw the block diagram of half adder .Write the truth table.Draw the logic
diagram ? (AU MAY 12)

10.Define full adder.Draw the logic circuit and truth table of full adder ?

A full adder is a combinational circuit that forms the arithmetic sum of three input
bits.It consists of three inputs and two outputs.
Two of the input variables ,denoted by A and B ,represent the two significant bits
to be added.
The third input Cin ,represents the carry from the previous lower significant
position .The truth table for full adder is shown in the below table.

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 13


EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 14
11.Implement full adder circuit using NAND gate. (AU MAY 10)

12.Write the truth table of JK flip flop ? (AU MAY 08)

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 15


EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 16
13.Explain the race -around condition in JK-flip flop ?How it is eliminated ?

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 17


14.Draw the logic diagram of 4 bit buffer register and explain its working ? (AU
MAY 12)

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 18


EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 19
15.Draw the logic diagram of clocked master slave JK flip flop and explain its
working ? (AU MAY 08)

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 20


16.Draw the logic diagram of 4-bit binary ripple counter or 3 bit asynchronous
counter and explain its working ? (AU MAY 08)

17.Draw the circuit of binary weighed resistor digital to analog converter and
explain its working ? (AU MAY 10)

The binary weighed resistor DAC uses an op -amp to sum binary weighed
currents derived from the reference voltage via current scaling resistors
2R,4R,8R.........2N R.

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 21


EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 22
18.Explain with neat sketch the working of binary ladder network for digital to
analog conversion? (AU MAY 08)

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 23


19.Explain with a neat sketch the working of a successive approximation ADC.

(AU DEC 11)

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 24


Operation:

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 25


EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 26
20.Draw the operation of D-Flip flop using logic gate ?(AU APR 11)

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 27


EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 28
21.Draw the operation of T-Flip flop using logic gate ?(AU APR 10)

EEE DEPT/MAHALAKSHMI ENGINEERING COLLEGE,TRICHY-621213 Page 29

You might also like