Professional Documents
Culture Documents
Emerging PDF
Emerging PDF
Emerging Devices
Outline
+ + G
P P lc
Recessed gate
JFET - w channel
cross-section. N
l gd S
+
N
P-channel JFET
drain
Output characteristics
VGS Transfer curve.
iD
VGS1 VGS2 VGS3 VGS4 v
D
S
blocking
gain
vD VGS
S
+
Blocking capability limited by
P magnitude of electric field in drift
E
GS region. Longer drift regions have
larger blocking voltage capability.
V (x) N D
S CS
E Normally-off JFET created by
+ DS
V
GG
having narrow enough channel
-
N P+ width so that the channel is pinched
off at zero gate-source voltage.
G
+ +
VD D
VD D -
P+
N P+ P+
- P+
G G
S + -
S VGG
Channel open between drain and source. Channel pinched-off (closed) between
drain and source.
G
S
- G
S +
V
GG
Channel width and channel doping chosen
so that at zero gate-source voltage, Forward bias gate-channel junction to
depletion layers of gate-channel junction reduce depletion region width and open up
pinch-off the channel. channel.
Narrower channel than normally-on JFET. Substantial current flow into gate.
JFET VGS starts at negative values and steps to zero at turn-on while MOSFET VGS starts
at zero and steps to positive value at turn-on
FET on-state losses somewhat higher than for MOSFET - technology related not fundamental
1. BSIT has no quasi-saturation region and thus only one current fall time (no current tailing) at
turn-off.
3. Differences due to fact that BSIT has no in-line pn junction that can block sweep-out of
excess carriers as does BJT
cathode anode
gate
+ +
+ N + N
P P
gate
N-
cathode
+
P
iA
V
GK
FCT has a normally-on
V V V characteristic.
GK1 GK2 GK3
Can be made to have a
FCT output characteristics
normally-off
characteristic.
1. Reduce channel
width so that zero-bias
-V
RM
depletion layer width
V
AK of gate-channel
junction pinches off
V
AK
channel
2. Then termed a
blocking gain m Transfer curve bipolar static induction
thyristor (BSIThy).
V
GK
FCT has much larger re-applied dv/dt rating than GTO because of lack of
latching action.
Switching speeds of normally-on JFET somewhat slower than those of MOSFET - technology
limitation.
BSIT switching times comparable to BJTs - in principle should be faster because of lack of in-
line pn junction trapping stored charge at turn-off.
JFET-based power devices much less widely used because of normally-on characteristic. This
has also slowed research and development efforts in these devices compared to other devices.
Copyright by John Wiley & Sons 2003 Emerging Devices - 12
P-MCT (P-type MOS-controlled Thyristor
SiO 2
A conductor
Complete MCT composed of
tens of thousands of identical
cells connected in parallel.
G G
+ +
N N
P+ P-designation refers to doping
P P of the lightly-doped P- layer
ON-FET which contains the depletion
ON-FET channel layer of the blocking junction.
channel N
OFF-FET
channels
P-
Note that ON and OFF FETs
are positioned at the anode end
+
N of the device.
anode
anode
i
A
+
gate
v
gate AK
OFF-FET ON-FET
-
cathode
cathode
anode
anode
ON-FET
OFF-FET gate
gate
cathode
cathode
ON-FET delivers base current to the low-gain BJT in the thyristor equivalent circuit
and activates that BJT.
PNP transistor in the N-MCT
NPN transistor in the P-MCT
Low-gain transistor activates the higher gain transistor and thyristor latches on.
Once higher gain transistor, which is in parallel with ON-FET is activated, current
is shunted from ON-FET to the BJT and the ON-FET carries very little current in
the MCT on-state.
Only 5-10% of the cells have an ON-FET.
Cells are close-packed. Within one excess carreier diffusion length of each other.
Adjacent cells without an ON-FET turned on via diffusion of excess carriers from
turned-on cell.
Copyright by John Wiley & Sons 2003 Emerging Devices - 17
Gate-controlled Turn-off of MCTs
Turn MCT off by turning on the OFF-FET
Negative gate-cathode for the N-MCT
Positive gate-anode voltage for the P-MCT
These gate voltage polarities automatically keep the ON-FET in cut-off.
OFF-FET shunts base current away from the higher gain BJT in the thyristor
equivalent circuit and forces it to cut-off.
NPN transistor in the N-MCT.
PNP transistor in the P-MCT.
Cut-off of higher gain BJT then forces low-gain BJT into cut-off.
Thus maximum on-state current that can be turned off by means of gate control.
OFF-FET of the P-MCT is an n-channel MOSFET which has three times larger
channel mobility than the p-channel OFF-FET of the N-MCT.
Turning off the BJT with the larger P-MCT cross-section showing
value of a most effective way to rationale for OFF-FET placement
break the latching condition
a1 + a2 = 1 A
G
BJT with the smaller base width has
the larger value of a.
N+ N+
P-MCT ; PNP BJT has smaller base
P+
width P P
N-MCT ; NPN BJT has smaller OFF-FET OFF-FET
base width
N
OFF-FET put in parallel with base-
emitter of larger gain BJT so that P- Wider of two base regions
OFF-FET shorts out base-emitter
N+
when the FET is activated.
K
V
Tn
+ I
o
V
Tp t
V
d
t
t
fv1 d,off N-MCT
Anode-cathode
voltage t
fv2
t
rv1 -
V
d
t
rv2
t - Io
Anode
current
I
o V
d
P-MCT
+
t ri2 t
fi1 t
t
d,on
t ri1
Copyright by John Wiley & Sons 2003 t
fi2
Emerging Devices - 21
MCT Turn-on Process
Turn-on delay time td,on - time required for gate voltage to reach ON-FET threshold
starting from reverse-bias value of VGG,off
Gate-cathode voltage should reach final on-state value in times no longer than a
specified maximum value (typically 200 nsec). Insure that all paralleled cells turn on
at the same time to minimize current crowding problems.
Keep gate-cathode at on-state value for the duration of the on-state to minimize
likelyhood of inadvertant turn-off of some cells if current is substantially reduced
during on-state.
Imax set by maximum controllable anode current. MCT safe operating area. Very
Presently available devices have 50-100 A ratings. conservatively estimated.
dvDS
dt limited by mechanisms identical to those in
thyristors. Presently available devices rated at 500-
1000 V/sec.
diD
dt limited by potential current crowding problems.
Anode-cathode voltage V
Presently available devices rated at 500 A/sec. BO
3. Discrete modules
Multiple chips mounted on a common substrate. Separate chips for
drive, control, and power switch and possibly other functions.
PIC rationale
Lower costs
Increased functionality
Higher reliability
Technical issues
Economic issues
+
N N+ N
+
P
Dielectrically isolated tubs -
P SiO2 isolation and silicon
N -
thin film overgrowth.
N+
Si wafer Si wafer
SiO
2
Si wafer with SiO 2
Si wafer with SiO 2
Wafers bonded together
A metallurgically C
Wafer bonding and
subsequent wafer
Top Si wafer thinned
Si wafer thinning.
for circuit fabrication
Lateral Logic
Lateral HV MOSFET Level MOSFET
D G S D G S
+
Self-isolation - only feasible
N N- N
+
N
+
N
+
P P with MOSFET devices.
P - substrate
isolated regions
+ -
N + +
P N P N
Junction isolation.
parasitic
P diode
SiO 2
+
N
N -
N-
P+ Field-crowding and
premature breakdown.
depletion
layer
P- @ -V
Poly-silicon
field shield Metal at +V
SiO 2
+
N
N -
N - P
+ Use of field shields to
minimize field crowding
depletion problems at HV/LV
layer
cross-overs.
P - @ -V
Lateral Logic
Vertical Power MOSFET Level MOSFET
G S Diode
S G S D
Cross-sectional
diagram of switch.
+ + + + + +
N N N N N N
P P P P
-
N
+
N
D
Add additional components on vertical
Circuit diagram MOSFET wafer as long as no major
process changes required.
Diode
PN junction formed from N- drift region
and P-body region always reverse-biased
if drain of power MOSFET positive
respect to source. Provides electrical
Power Lateral Logic
MOSFET Level MOSFET
isolation of the two MOSFETs.
E B E E B C E C B
+ + + + P P +
N N N N N
P + P +
P - P - Cross-sectional view
- N epi N epi
N epi
+ +
N N
+
N P-epi
+
N
N+ N+ N+ P P N+ HVIC using
P+ P P+ P N
+
P
+
N - epi -
N epi N - epi junction isolation
N+ N+
P-substrate
N+ N - P N
+ N+ N+ P
+
P
+
P+ P
N HVIC using self-
isolation
P- substrate
C1 Cn
Qn
10V - 5A
GCT Gate
Control
Q1 Qn
20V - 6 A
C1 C2 Cn
Turn-off
Ratings
Blocking voltage - 4500V Approximate gate drive circuit
Controllable on-state current - 4000A Ion 500 A 10sec
Average fwd current - 1200A
Ioff - full forward current 10 usec
Switching times - 10sec
Very low series inductance - 3 nH
Copyright by John Wiley & Sons 2003 Emerging Devices - 34
Emitter Turn-off Thyristor
Q1
C1 Cn
Qn
10V - 5A
GTO or GCT
Control
Qn
Qn
Q1
Q1
Thyristors
5 kV
3 kV
MCT
s Io
IGBT
2 kV n
s
BJTs
1 kHz
1 kV 10 kHz
MOSFET
100 kHz
s
1 MHz
500 A 1000 A 1500 A 2000 A 3000 A
Frequency
Largest bandgap
Largest breakdown field strength
Largest thermal conductivity
Larger mobilities than silicon but less than GaAs
Copyright by John Wiley & Sons 2003 Emerging Devices - 38
Properties of Important Semiconductor Materials
Property Si GaAs 3C-SiC 6H-SiC Diamond
4"q"(BVBD)2
RonA
e"mn"(EBD)3
Ron(x)"A eSi"mSi E 3
BD,Si
Ron(Si)"A = resistance ratio = ex"mx E
BD,x
Numerical comparison
Si 1
GaAs 6.4x10-2
SiC 9.6x10-3
Diamond 3.7x10-5
Approximate design formulas for doping density and drift region length of HV pn
junctions
e"[EBD]2
Nd = drift region doping level 2"q"BV
BD
2"BVBD
Wd = drift region length E
BD
Material Nd Wd
Si 1.3x1014 cm-3 67 m
GaAs 5.7x1014 50
SiC 1.1x1016 10
Diamond 1.5x1017 2
q"Wd2 4"q"[BVBD]2
t k"T"m =
n k"T"mn"[EBD]2
Numerical comparison
Material Lifetime
Si 1.2 sec
GaAs 0.11 sec
SiC 40 nsec
Diamond 7 nsec
SiC
Rapid advances in SiC device technology
Spurred by the great potential improvement in SiC devices compared to
Si devices.
Commercially available SiC power devices within 5-10 years.
Diamond
Research concentrated in improving materials technology.
Growth of single crystal material
Ancilliary materials issues - ohmic contacts, dopants, etc.
No commercially available diamond-based power devices in the
forseeable future (next 10-20 years).