This document outlines the experiments to be performed in an electronics lab, including transient and DC analyses of BJT, NMOS, and CMOS inverters using different inputs and parameters, as well as transient and DC analyses of NOR and NAND gates. It also lists VHDL experiments involving the synthesis and simulation of digital circuits like full adders, full subtractors, decoders, multiplexers, parity generators, and flip flops.
This document outlines the experiments to be performed in an electronics lab, including transient and DC analyses of BJT, NMOS, and CMOS inverters using different inputs and parameters, as well as transient and DC analyses of NOR and NAND gates. It also lists VHDL experiments involving the synthesis and simulation of digital circuits like full adders, full subtractors, decoders, multiplexers, parity generators, and flip flops.
This document outlines the experiments to be performed in an electronics lab, including transient and DC analyses of BJT, NMOS, and CMOS inverters using different inputs and parameters, as well as transient and DC analyses of NOR and NAND gates. It also lists VHDL experiments involving the synthesis and simulation of digital circuits like full adders, full subtractors, decoders, multiplexers, parity generators, and flip flops.
1. (a)Transient Analysis of BJT inverter using step input.
(b)DC Analysis (VTC) of BJT inverter with and without parameters. 2. (a)Transient Analysis of NMOS inverter using step input. (b)Transient Analysis of NMOS inverter using pulse input. (c)DC Analysis (VTC) of NMOS inverter with and without parameters. 3. (a)Analysis of CMOS inverter using step input. (b)Transient Analysis of CMOS inverter using step input with parameters. (c)Transient Analysis of CMOS inverter using pulse input. (d)Transient Analysis of CMOS inverter using pulse input with parameters. (e)DC Analysis (VTC) of CMOS inverter with and without parameters. 4. Transient &DC Analysis of NOR Gate inverter. 5. Transient & DC Analysis of NAND Gate. 6. VHDL Experiments a. Synthesis and simulation of Full Adder. b. Synthesis and Simulation of Full Subtractor. c. Synthesis and Simulation of 3 X 8 Decoder. d. Synthesis and Simulation of 8 X 1 Multiplexer. e. Synthesis and Simulation of 9 bit odd parity generator. f. Synthesis and Simulation of Flip Flop (D, and T).