5 4 3 2 1

0.1 - First Draft

1.0 - First Release
1.1 - Edited position of TMS and TDO to match U1 pinout;
Changed external crystal and passive around it DIRECTORY:
1 - Notes
2 - MCU
D 3 - Power/Ground D

4 - IO

C C

B B

A A

Title: F28069U Controller Card TI

Page Contents: Notes

Revision:
Size:B F28069U_CONTROLLERCARD_V1.1.DSN 1.1

Date: Wednesday, February 02, 2011 Sheet 1 of 4

5 4 3 2 1
 5 4 3 2 1

3,4 VDD-ADC P1
1 1 51 51
2 2 52 52
C10 3 53
0.1UF 3 53
4 4 54 54

2
NUP4201MR6T1G

NUP4201MR6T1G
5 5 55 55
6 56

Vp

Vn

Vp

Vn
6 56
ADC_B0 7 57 ADC_A0
7 57
8 58

I/O 6
I/O 4
I/O 3
I/O 1

I/O 6
I/O 4
I/O 3
I/O 1
D 8 58 D

U2

U3
ADC_B1 9 59 ADC_A1
9 59
10 10 60 60
ADC_B2 11 61 ADC_A2

6
4
3
1

6
4
3
1
11 61
12 12 62 62
ADC_B3 13 63 ADC_A3
13 63
14 14 64 64
ADC_B4 15 65 ADC_A4
15 65
Caps 2n2 4 VREFLO-ext 16 66 VREFHI-ext 4
VREFLO-ext ADC_B5 16 66 ADC_A5 VREFHI-ext
17 17 67 67
GPIO_58 18 68 GPIO_44
ADC_B6 18 68 ADC_A6
19 19 69 69
GPIO_54 20 70 GPIO_55
ADC_B7 20 70 ADC_A7
21 21 71 71

C2

C3

C4

C5

C6

C7

C8

C9
GPIO_56 22 72 GPIO_57
22 72
U1 RN1 RPACK8-56 GPIO_00 GPIO_01
23 23 73 73
1 16 ADC_A0 GPIO_02 24 74 GPIO_03
VDDIO.1 ADC_A1 GPIO_04 24 74 GPIO_05 5V
3 VDDIO.1 5 VdIO33 ADC-A0 23 2 15 25 25 75 75
3 VDDIO.2 13 22 3 14 ADC_A2 GPIO_06 26 76 GPIO_07
VDDIO.2 VDDIO.3 VdIO33 ADC-A1 ADC_A3 26 76
3 VDDIO.3 38 VdIO33 ADC-A2 21 4 13 27 27 77 77
3 VDDIO.4 61 20 5 12 ADC_A4 GPIO_08 28 78 GPIO_09
VDDIO.4 VDDIO.5 VdIO33 ADC-A3 ADC_A5 GPIO_10 28 78 GPIO_11
3 VDDIO.5 79 VdIO33 ADC-A4 19 6 11 29 29 79 79
3 VDDIO.6 93 18 7 10 ADC_A6 GPIO_40 30 80 GPIO_41 5V
VDDIO.6 VdIO33 ADC-A5 ADC_A7 GPIO_42 30 80 GPIO_43
C ADC-A6 17 8 9 31 31 81 81 C
3 46 16 GPIO_50 32 82
VDDIO.7 VdFL33 ADC-A7 RN2 RPACK8-56 GPIO_12 32 82 GPIO_13
33 33 83 83
VDD-ADC 25 28 1 16 ADC_B0 GPIO_15 34 84 GPIO_14
VdADC33 ADC-B0 ADC_B1 GPIO_24 34 84 GPIO_25 5V
ADC-B1 29 2 15 35 35 85 85
30 3 14 ADC_B2 GPIO_26 36 86 GPIO_27
VDD18.1 ADC-B2 ADC_B3 36 86
3 VDD18.1 3 Vdd18 ADC-B3 31 4 13 37 37 87 87
3 VDD18.2 14 32 5 12 ADC_B4 GPIO_16 38 88 GPIO_17
VDD18.2 VDD18.3 Vdd18 ADC-B4 ADC_B5 GPIO_18 38 88 GPIO_19
3 VDD18.3 37 Vdd18 ADC-B5 33 6 11 39 39 89 89
3 VDD18.4 63 34 7 10 ADC_B6 GPIO_20 40 90 GPIO_21 5V
VDD18.4 VDD18.5 Vdd18 ADC-B6 ADC_B7 GPIO_22 40 90 GPIO_23
3 VDD18.5 81 Vdd18 ADC-B7 35 8 9 41 41 91 91
3 VDD18.6 91 GPIO_51 42 92
3V3 VDD18.6 Vdd18 GPIO_28 42 92 GPIO_29
43 43 93 93
RN3 RPACK8-33 GPIO_30 44 94 GPIO_31
R1 2K2 GPIO_00 GPIO_32 44 94 GPIO_33
11 XRSn GPIO-00 87 1 16 45 45 95 95
90 86 2 15 GPIO_01 GPIO_34 46 96 5V
R2 0R0 VREGENZ GPIO-01 GPIO_02 46 96 TDI
GPIO-02 84 3 14 47 47 97 97
83 4 13 GPIO_03 TCK 48 98 TDO
VREF-HI GPIO-03 GPIO_04 TMS 48 98 TRSTn
4 VREF-HI 24 VREF-HI GPIO-04 9 5 12 49 49 99 99
4 VREF-LO 27 10 6 11 GPIO_05 50 100
VREF-LO VREF-LO GPIO-05 GPIO_06 50 100
GPIO-06 58 7 10
57 8 9 GPIO_07 DIMM-100
GPIO-07 GPIO_08 R13
45 TEST GPIO-08 54
TRSTn 12 49 GPIO_09 2K2
TCK TRSTn GPIO-09 GPIO_10
B 67 TCK GPIO-10 74 B
TMS 72 73 GPIO_11
TDI TMS GPIO-11 GPIO_12
71 TDI GPIO-12 44
4 TDO 70 95 GPIO_13
TDO TDO GPIO-13 GPIO_14
GPIO-14 96
3 X2 60 88 GPIO_15
X2 X1 X1 GPIO-15
3 X1 59 X2
55 GPIO_16
GPIO-16 GPIO_17
GPIO-17 52
51 GPIO_18
GPIO-18 GPIO_19
4 DGND GPIO-19 64
15 6 GPIO_20
DGND GPIO-20 GPIO_21
36 DGND GPIO-21 7
47 98 GPIO_22
DGND GPIO-22 GPIO_23
62 DGND GPIO-23 2
80 97 GPIO_24
DGND GPIO-24 GPIO_25
92 DGND GPIO-25 39
78 GPIO_26
GPIO-26 GPIO_27
26 ADCGND GPIO-27 77
50 GPIO_28
GPIO-28 GPIO_29
GPIO-29 43
GPIO_50 42 41 GPIO_30 FID1 FID4
GPIO_51 GPIO-50 GPIO-30 GPIO_31
48 GPIO-51 GPIO-31 40 GPIO_31 4 1 1
53 99 GPIO_32
A GPIO-52 GPIO-32 GPIO_33 A
65 100 FID40 FID40
GPIO_54 GPIO-53 GPIO-33 GPIO_34

TI
69 68 4 FID2 FID5
GPIO_55 GPIO-54 GPIO-34 GPIO_34
75 GPIO-55 1 1
GPIO_56 85 66 Title: F28069U Controller Card
GPIO_57 GPIO-56 GPIO-39 GPIO_40
89 82 FID40 FID40
GPIO_58 GPIO-57 GPIO-40 GPIO_41 Page Contents: MCU
94 76 FID3 FID6
GPIO-58 GPIO-41 GPIO_42
GPIO-42 1 1 1
101 8 GPIO_43 Revision:
EPAD GPIO-43 GPIO_44 Size:B F28069U_CONTROLLERCARD_V1.1.DSN 1.1
56 FID40 FID40
GPIO-44
TI F28069U-PZPS Date: Wednesday, February 02, 2011 Sheet 2 of 4

5 4 3 2 1
 5 4 3 2 1

TP2
TP1 TP
TP

1
C11 C14
D

1
2u2F 2u2F D
C12
5V U4 3V3 2u2F C15
3V3 2u2F
6 1 C13 C16
Vin Vout 2u2F 2u2F
+ C25 C26 4 5 R4
47UF 0.1UF EN Nc C28 680R

GND
GND
GND
L1
3 2 10UF
GND NR TP3 C1 VDDIO.1
VDDIO.1 2

1
TPS73533 TP 1UF

7
8
9
LD1 BKP2125HS600-T

1
LED_GRN L2
C27
0.01UF VDDIO.2 2
VDDIO.2

2
BKP2125HS600-T

L3
VDDIO.3 2
VDDIO.3
BKP2125HS600-T

L4
C C
VDDIO.4 2
VDDIO.4
BKP2125HS600-T

L5
Place near U1
VDDIO.5 2
VDDIO.5
X1 20Mhz OSC 20ppm BKP2125HS600-T

L6
2 X1 1 3 2
X1 X1 X2 X2 VDDIO.6
VDDIO.6 2
BKP2125HS600-T
GND1

GND2

L7
VDDIO.7 2
R3 VDDIO.7
2

DNP C30 C31 BKP2125HS600-T

L8
15PF 15PF
VDD-ADC 2,4
VDD-ADC
BLM21PG221SN1D

B C17 B
2u2F
VDD18.1 2
VDD18.1 C18
If internal crystal only is desired, X1 can be de-populated VDD18.2 2u2F
VDD18.2 2
R3 should be populated with 0R0, and C30+C31 should be
depopulated VDD18.3
VDD18.3 2
VDD18.4 2
VDD18.4
C19 C20 C21 VDD18.5 2
2u2F 2u2F 2u2F VDD18.5
VDD18.6 2
VDD18.6
Place near U1
C22 C23 C24
2u2F 2u2F 2u2F

A A

Title: F28069U Controller Card TI

Place near U1 Page Contents: Power/Ground

Revision:
Size:B F28069U_CONTROLLERCARD_V1.1.DSN 1.1

Date: Wednesday, February 02, 2011 Sheet 3 of 4

5 4 3 2 1
 5 4 3 2 1

D D

3V3

R9 R10 R11 R12

3K3 3K3 820 820
SW1

2,4 GPIO-34 1 2 3V3 3V3

GPIO_34 o o

2 TDO 3 4
TDO o o

C29
CT2182LPST U5 0.1UF
R5 R6
2 1 5 680 680
C GPIO_31 1A Vcc C

2,4 GPIO_34 3 2A 1Y 6

1
2 GND 2Y 4
LD2 LD3
SN74LVC2G07DBVR RED RED

2 VREF-HI
VREF-HI VDD-ADC 2,3

2
VDD-ADC
VREFHI-ext 2
VREFHI-ext
3
2
1

SW2
o

2xSPDT
o

o
o

o
o
6
5
4

B B

2 VREF-LO VREFLO-ext 2
VREF-LO VREFLO-ext

A A

Title: F28069U Controller Card TI

Page Contents: IO

Revision:
Size:B F28069U_CONTROLLERCARD_V1.1.DSN 1.1

Date: Wednesday, February 02, 2011 Sheet 4 of 4

5 4 3 2 1
 IMPORTANT NOTICE FOR TI REFERENCE DESIGNS
Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers (“Buyers”) who are developing systems that
incorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remains
responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.
TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any
testing other than that specifically described in the published documentation for a particular reference design. TI may make
corrections, enhancements, improvements and other changes to its reference designs.
Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the
reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL
OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY
OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right,
or other intellectual property right relating to any combination, machine, or process in which TI components or services are used.
Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE
REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR
COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS
FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY
INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE
FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO
OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE
LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY
THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN
ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.
TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per
JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant
information before placing orders and should verify that such information is current and complete. All semiconductor products are sold
subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI
deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not
necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is
without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for
such altered documentation. Information of third parties may be subject to additional restrictions.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that
anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate
remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in
Buyer’s safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed an agreement specifically governing such use.
Only those TI components that TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that
have not been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory
requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated