Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 5

LABORATORY EXERCISE #2

4-BIT BCD DECODER

Submitted to
ENGR. RODRIGO S. PANGANTIHON, JR., MIT
Professor in EE 538/L

In Partial Fulfilment of the Course Requirements


in EE 538/L – Logic Circuits and Switching Theory
03:30PM – 05:30PM

Submitted by:
GLORY MAE M. FLORES
Student

November 2018
I – INTRODUCTION

A 4-bit BCD decoder is used to convert or decode binary values to be displayed


on a 7 segment output. In line with this, basic principles of logic circuits are used in
implementation in the breadboard. Basic logic gates are used and are utilized to make
the circuitry functional and effective. Truth table is utilized to formulate equations and
are simplified by Karnaugh Map.

II – OBJECTIVES

The objectives of this lab activity are as follows:

1. To be able to simplify Boolean Equations formulated from the truth table by


using K-map.

2. To implement 4-bit decoder by usage of basic logic gates.

3. To be able to display decoded BCD in a 7 segment common cathode.

III – LIST OF MATERIALS

Materials used in this laboratory exercise are listed below:


No. Material Quantity Specification

1. 7-segment display 1 piece Common cathode

2. 74LS32 4 pieces Quad-Output, Two-


Input OR gate

3. 74LS08 3 pieces Quad-Output, Two-


Input AND gate

4. 74LS04 1 piece Six-Output, One-


Input NOT gate
IV – PROBLEM ANALYSIS
Below is the truth table for the 4-bit BCD decoder from 0-9. The inputs are then
simplified using a 4bit Karnaugh Map.
a b c d e f g
0 0000 1 1 1 1 1 1 0
1 0001 0 1 1 0 0 0 0
2 0010 1 1 0 1 1 0 1
3 0011 1 1 1 1 0 0 1
4 0100 0 1 1 0 0 1 1
5 0101 1 0 1 1 0 1 1
6 0110 1 0 1 1 1 1 1
7 0111 1 1 1 0 0 0 0
8 1000 1 1 1 1 1 1 1
9 1001 1 1 1 1 0 1 1

A B
1 0 1 1 1 1 1 1
0 1 1 1 1 0 1 0 A = B’D’ + C + B’D’ + A
x x x x x x x x B = B’ + C’D’ + CD
1 1 x x 1 1 x x
C = C’ + D + B

D = B’D’ + B’C + CD’


C D
1 1 1 0 1 0 1 1 E = B’D’ + CD’

1 1 1 1 0 1 0 1 F = C’D’ + BC’ + BD’ + A


x x x x x x x x G = B’C + BC’ + BD’ + A
1 1 x x 1 1 x x

E F G
1 0 0 1 1 0 0 0 0 0 1 1
0 0 0 1 1 1 0 1 1 1 0 1
x x x x x x x x x x x x
1 0 x x 1 1 x x 1 1 x x
V – LOGIC CIRCUIT / DIAGRAM

VI – CONCLUSION

In light of this laboratory activity, the following conclusions were drawn about 4-
bit BCD decoder:

1. The usage of basic logic gates in decoding BCD for 7 segment display has
taught me how larger scale ICs work.
2. The painstakingly crucial process of the implementation in the breadboard also
taught me to be more thorough and careful with the circuitry.
VII – RECOMMENDATION

After the implementation of this laboratory activity, the following


recommendations were offered:

1. For the implementation, I highly recommend using K-map in simplifying


the equations to minimize the needed connections in the breadboard.

2. Careful on handling the components to avoid unnecessary troubles.

3. Label some of the important connections to make error tracing easier.

You might also like