Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 10

A mini project report on

Design of 16 bit ALU Using Registers


Submitted in partial fulfillment of the requirement

For the award of the degree of

Bachelor of Technology

In

Electronics & Communication Engineering


By
P.MAMATHA H.T.No: 15D41A04H9

Under the esteemed guidance of

M. Venkateshwar Rao

Asst. Prof.

Department of Electronics and Communication Engineering

SRI INDU COLLEGE OF ENGINEERING & TECHNOLOGY


(An Autonomous Institution under UGC, New Delhi)

Recognized under 2(f) and 12(B) of UGC Act. 1956

Sheriguda village, Ibrahimpatnam, RR District – 501 510, T.S, INDIA


2018 - 2019
Department of Electronics and Communication Engineering

CERTIFICATE
This is certify that this project report entitled “Design of 16 BIT ALU using scan
registers” is a bonafide work done by

P.MAMATHA H.T.No: 15D41A04H9

In partial fulfillment of the requirement for the award of graduate degree in Bachelor
of Technology in Electronics and Communication Engineering under our supervision
and guidance for academic session 2018-2019.

Project guide Head of the Department

M.Venkateshwar Rao K.ASHOK BABU

Asst.prof Professor

External Examiner
A mini project report on

Design of 16 bit ALU Using Registers


Submitted in partial fulfillment of the requirement

For the award of the degree of

Bachelor of Technology

In

Electronics & Communication Engineering


By
P.CHANDANA H.T.No: 15D41A04J5

Under the esteemed guidance of

M. Venkateshwar Rao

Asst. Prof.

Department of Electronics and Communication Engineering

SRI INDU COLLEGE OF ENGINEERING & TECHNOLOGY


(An Autonomous Institution under UGC, New Delhi)

Recognized under 2(f) and 12(B) of UGC Act. 1956

Sheriguda village, Ibrahimpatnam, RR District – 501 510, T.S, INDIA


2018 - 2019
Department of Electronics and Communication Engineering

CERTIFICATE
This is certify that this project report entitled “Design of 16 BIT ALU using scan
registers” is a bonafide work done by

P.CHANDANA H.T.No: 15D41A04J5

In partial fulfillment of the requirement for the award of graduate degree in


Bachelor of Technology in Electronics and Communication Engineering under our
supervision and guidance for academic session 2018-2019.

Project guide Head of the Department

M.Venkateshwar Rao K.ASHOK BABU

Asst.prof Professor

External Examiner
A mini project report on

Design of 16 bit ALU Using Registers


Submitted in partial fulfillment of the requirement

For the award of the degree of

Bachelor of Technology

In

Electronics & Communication Engineering


By
P.PRANEETH REDDY H.T.No: 15D41A04G9

Under the esteemed guidance of

M. Venkateshwar Rao

Asst. Prof.

Department of Electronics and Communication Engineering

SRI INDU COLLEGE OF ENGINEERING & TECHNOLOGY


(An Autonomous Institution under UGC, New Delhi)

Recognized under 2(f) and 12(B) of UGC Act. 1956

Sheriguda village, Ibrahimpatnam, RR District – 501 510, T.S, INDIA


2018 - 2019
Department of Electronics and Communication Engineering

CERTIFICATE
This is certify that this project report entitled “Design of 16 BIT ALU using scan
registers” is a bonafide work done by

P.PRANEETH REDDY H.T.No: 15D41A04G9

In partial fulfillment of the requirement for the award of graduate degree in Bachelor
of Technology in Electronics and Communication Engineering under our supervision
and guidance for academic session 2018-2019.

Project guide Head of the Department

M.Venkateshwar Rao K.ASHOK BABU

Asst.prof Professor

External Examiner
A mini project report on

Design of 16 bit ALU Using Registers


Submitted in partial fulfillment of the requirement

For the award of the degree of

Bachelor of Technology

In

Electronics & Communication Engineering


By
P.MAMATHA H.T.No: 15D41A04H9

P.CHANDANA H.T.No: 15D41A04J5

P.PRANEETH REDDY H.T.No: 15D41A04G9

Under the esteemed guidance of

M. Venkateshwar Rao Asst. Prof.

Department of Electronics and Communication Engineering

SRI INDU COLLEGE OF ENGINEERING & TECHNOLOGY


(An Autonomous Institution under UGC, New Delhi)

Recognized under 2(f) and 12(B) of UGC Act. 1956

Sheriguda village, Ibrahimpatnam, RR District – 501 510, T.S, INDIA


2018 - 2019
Department of Electronics and Communication Engineering

CERTIFICATE
This is certify that this project report entitled “Design of 16 BIT ALU using scan
registers” is a bonafide work done by

P.MAMATHA H.T.No: 15D41A04H9

P.CHANDANA H.T.No: 15D41A04J5

P.PRANEETH REDDY H.T.No: 15D41A04G9

In partial fulfillment of the requirement for the award of graduate degree in Bachelor
of Technology in Electronics and Communication Engineering under our supervision
and guidance for academic session 2018-2019.

Project guide Head of the Department

M.Venkateshwar Rao K.ASHOK BABU

Asst.prof Professor

External Examiner
REFERENCES

[1] R. Landauer, “Irreversibility and heat generation in the computing process,”


IBM J.
Research and Development, vol. 5, no. 3, pp. 183-191, 1961.

[2] C.H. Bennett, “Logical reversibility of computation,” IBM J. Research and


Development,
vol. 17, no. 2, pp. 525-532, 1973.

[3] B. Raghu Kanth, B. Murali Krishna, G. Phani Kumar, J. Poornima, K. Siva Rama
Krishna, “ A comparitive study of reversible logic gates,” International Journal of
VLSI & Signal Processing Applications, vol. 2, no. 1, pp. 122-136, Feb. 2012.

[4] L. Himanshu Thapliyal, and N. Nagarajan Ranganathan “A new reversible


design of BCD
adder,” IEEE Conference on Design and Automation, vol. 1, no. 3, 2011.

[5] K. Zhijin Guan, O. Wenjuan Li, J. Weiping Ding, C. Yueqin Hang, and P. Lihui Ni,
“An
Arithmetic Logic Unit Design Based on Reversible Logic Gates,” IEEE Pacific Rim
Conference on Communications, Computers and Signal Processing (PacRim), 2011.

[6] H. Thapliyal and M.B. Srinivas, “Novel reversible TSG gate and its application
for
designing components of primitive reversible/qunatum ALU,” Fifth International
Conference on Information, Communication, And Signal Processing, 2006.

[7] H. Thapliyal and M.B Srinivas,”Novel design and reversible logic synthesis of
multiplexer based full adder and multipliers.” 48th Midwest Paper Presented at
Symposium on Circuits and Systems, 2005.

[8] K. Lal Kishore and V.S.V.Prabhakar, VLSI Design. New Delhi: I.K. International.

You might also like