DIGITAL LOGIC TECHNOLOGY

BMT-264

Lab Instructor:

Engr. Muhammad Shan Saleem

Lab No. ____

Name: ____________________

Roll Number: ______________

Department of Bio-Medical Engineering & Technology

University of Engineering & Technology, Taxila

 LAB-02

EXPERIMENT No. 02

VERIFICATION OF DEMORGAN’S LAW USING UNIVERSAL GATES

PRE-LAB TASK

Objectives

• To verify De Morgan’s law statements through the use of IC.

• To understand how to build all basic Gates using NAND and NOR Gates.
• To verify all equivalent Gate operations.

Introduction

There are two theorems that were proposed by De Morgan. These theorems are used commonly
in Boolean algebra. The first theorem states:

Two individually complemented variables when ORed is equivalent to the whole complement of
AND of two variables.

𝐴̅ + 𝐵̅ = 𝐴.
̅̅̅̅̅
𝐵

The second theorem is stated as:

Two individually complemented variables when ANDed is equivalent to the whole complement
of OR of two variables.

𝐴̅ . 𝐵̅ = 𝐴
̅̅̅̅̅̅̅̅
+𝐵

Theory

A universal gate is one which implements any Boolean expression without using any other gate
type. The gates, NAND and NOR, are universal because these are inexpensive and easy to
fabricate and they act as the basic building block for the fabrication of all IC digital logic
families.

1|Page
 LAB-02

NAND Gate is a Universal Gate:

To prove that any Boolean function can be executed using only NAND gates, we will
demonstrate that the AND, OR, and NOT operations being performed using only NAND gates.

Implementation of NOT Gate using NAND Gate

There are two ways in which a NAND gate can be used as NOT gate (also called inverter). The
figure below shows two ways in which a NAND gate can be used as an inverter (NOT gate).

1. All input pins of NAND gate connected to the input signal A gives an output A΄.
2. One input pin of NAND gate is connected to the input signal A while all other input pins
are connected to logic 1. The output will be A΄.

Implementation of AND Gate using NAND Gates

A NAND gate followed by a NAND inverter is equivalent to AND gate as shown in the figure
below:

Implementation of OR Gate using NAND Gates

An OR gate can be replaced by NAND gates as shown in the figure below:

2|Page
 LAB-02

Thus, the NAND gate is a universal gate since it can implement the AND, OR and NOT
functions.

NOR Gate is a Universal Gate:

We will demonstrate basic NOT, AND and OR gate operations using NOR gates in order to
prove that any Boolean function can be implemented using NOR gates only.

Implementation of NOT Gate using NOR Gate

NOR gate can be used as NOT in following two manners:

1. All input pins of NOR gate connected to the input signal A gives an output A΄.
2. One input pin of NOR gate is connected to the input signal A while all other input pins
are connected to logic 0. The output will be A΄.

Implementation of OR Gate using NOR Gates

A NOR gate followed by a NOR inverter is equivalent to OR gate as shown in the figure below:

Implementation of AND Gate using NOR Gates

An AND gate can be replaced by NOR gates as shown in the figure below:

3|Page
 LAB-02

Thus, the NOR gate is a universal gate since it can implement the AND, OR and NOT functions.

Equivalent Gates:

De Morgan theorem statements are the basis of equivalent gates.

1. From first statement it is obvious that a NAND Gate is equivalent to inverted input OR
Gate:

2. From second statement it is clear that a NOR Gate is equivalent to inverted input AND
Gate:

3. An AND Gate is equivalent to an inverted input NOR Gate:

4. An OR Gate is equivalent to an inverted input NAND Gate:

5. Two NOT Gates in series are equivalent to a Buffer because the two inverters cancel
each other as A’’ = A.

4|Page
 LAB-02

LAB SESSION

Equipment and Materials

➢ NI ELVIS II Workstation
➢ 7400 IC
➢ 7402 IC

NI ELVIS II Series Overview

NI ELVIS II Series uses LabVIEW-based software instruments and a custom-designed

workstation and prototyping board to provide the functionality of a suite of common laboratory
instruments. NI ELVISmx is the software that supports NI ELVIS II Series hardware.

It provides the following LabVIEW soft front panels (SFPs):

• Arbitrary Waveform Generator (ARB)
• Bode Analyzer
• Digital Reader
• Digital Writer
• Digital Multimeter (DMM)
• Dynamic Signal Analyzer (DSA)
• Function Generator (FGEN)
• Impedance Analyzer
• Oscilloscope (Scope)
• Two-Wire Current Voltage Analyzer
• Three-Wire Current Voltage Analyzer
• Variable Power Supplies
Experimental Procedure

• Place NAND Gate IC on the bread board of the NI ELVIS II and layout the circuit of
NOT Gate using NAND Gate.

5|Page
 LAB-02

• Connect pin # 7 to Gnd and pin # 14 to +5V VCC available on DC Power Panel over the
Laboratory trainer.
• Open LabVIEW-based software on computer.
• Use Digital write to give input to circuit.
• Use Digital read for checking the output logic of circuit or use workstation LEDs.
• Turn the NI ELVIS II power on.
• Apply all logic input combinations to verify the equivalence.
• Now draw all equivalent circuits and verify their result.

Observations

BUFFER GATE:

Input Output
A Y
0
1

Draw Following

AND GATE EQUIVALENT TO NOR GATE:

OR GATE EQUIVALENT TO NAND GATE:

6|Page
 LAB-02

NAND GATE EQUIVALENT TO INVERTED-OR GATE:

NOR GATE EQUIVALENT TO INVERTED-AND GATE:

NAND GATE EQUIVALENT TO OR GATE:

NOR GATE EQUIVALENT TO AND GATE:

7|Page
 LAB-02

Questions:

1. How many NAND Gates are required to implement OR Gate?

_______________________________________________________________________
2. How many NOR Gate ICs are required to implement AND Gate?
_______________________________________________________________________
3. How many NOR Gates are available in a single NOR Gate IC?
_______________________________________________________________________
4. How many NOT Gates are available in a single IC of NOT Gate?
_______________________________________________________________________
5. How many equivalent gates can be designed using De Morgan’s Theorem?
_______________________________________________________________________

LAB REPORT

Discussion of Results

1. Draw the circuit for the expression of XNOR Gate using basic gates.

Conclusion / Summary:

______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________

8|Page