NAVANEETH KUMAR M A

No: 10/1, 5thcross,

Chikkanna layout, Mahadevapura, Mobile no: 8553682684

Bangalore - 560 016 Email: navaneeth39175@gmail.com

========================================================================

CAREER OBJECTIVE:

Aspiring to perform in a challenging environment in an organization like yours where my

skills and abilities would contribute for the growth of the organization & continuously strive to
upgrade myself to demonstrate better on my assignments

TECHNICAL SKILLS:

 Advanced Diploma in ASIC design from Goldenlight VLSI PVT LTD

 Thorough knowledge of Physical Design concept from Synthesis to GDSII

 Comprehensive understanding of methodologies of Synthesis, Floor-planning, Place &

route, Timing closure, Signal integrity closure, DFM closure, Physical verification, Deep
sub-micron issues.

 Hands on experience on Synopsys ICC Compiler, Synopsys DC Compiler, Synopsys

PrimeTime-PX tools

 Familiar with ASIC Backend design methodologies and verification flows

 Knowledge on UPF and low power optimization

PROJECTS:

 Worked on Block level implementation of 28nm technology (TSMC) using Synopsys ICC,
Synopsys Primetime and caliber.

o Block level design in 28nm technology node consisting of 32 macros, 51K

standard cells and operating on 250 MHz incorporated with 3 Clocks, with a
supply voltage of 1.8V with 5% max IR drop and power budget of 300mW
implemented with 9 metal layers.

o Flow consists of floor plan, power plan, placement, CTS, routing, STA [OCV and
AOCV], DRC, LVS, DFM, chip finishing
  Worked on Block level implementation of 65nm technology (TSMC) using Synopsys ICC,
Synopsys Primetime and caliber.

o Block level design in 65nm technology node consisting of 14 macros, 750K

standard cells and operating on 400 MHz for a finger print sensor.

WORK EXPERIENCE:
Company: Renewsys India Pvt. Ltd Experience: From 2nd May 2016 – 26th June 2018
Designation: PV Cell Engineer

EDUCATIONAL QUALIFICATION:

Institution Branch Board Year of passing Percentage

Electrical
Cambridge Institute of Technology and VTU 2015 68.07%
Electronics
Engineering
Vijaya composite PU college PU
2011 68%

State Board
Sujana convent 2009 88 %

Declaration
I hereby declare that the above written particulars are true to the best of my
knowledge and belief.

Place:

Date:

(NAVANEETH KUMAR)