Professional Documents
Culture Documents
Digital System Design - UEC 612 Tutorial# 8
Digital System Design - UEC 612 Tutorial# 8
Digital System Design - UEC 612 Tutorial# 8
Tutorial# 8
1. A 10-bit ripple counter has a 256-kHz clock signal applied: -
(a) What is the MOD number of this counter?
(b) What will be the frequency at the MSB output?
(c) What will be the duty cycle of the MSB signal?
(d) Assume that the counter starts at zero. What will be the count in hexadecimal after
1000 input pulses?
2. A four-bit ripple counter is driven by a 20-MHz clock signal. Draw the waveforms at the
output of each FF if each FF has tpd of 20 ns. Determine which counter states, if any, will not
occur because of the propagation delays.
3. What is the maximum clock frequency fmax that can be used with the counter in above
problem? What would fmax be if the counter is expanded to six bits?
6. Derive the state table and the state diagram of the sequential circuit below.
Explain the function that the circuit performs.