Professional Documents
Culture Documents
AM Rev8
AM Rev8
A
9 RN1H 100. 8 J2 4 n.a. Removed FET's, Divided A/D clock for Flash H8 WT 7 AUG 98
PD1 PD2 PD3 A5N
RN1G 100. 7 1 5 n.a. Changed C49 to 100.pF WT 8 OCT 98
10
A5P 2
S1133-14 S1133-14 S1133-14 RN1F 100. 6 3
11 6 3666 NOT INSTALLED note added to R18. WT 23 JUN 99
D12P 4
TEST
K
RN1E 100. 5 5 7 TBD Changed r25 to zero ohm res JBM 14 SEP 99
12 SOCKET
6
RN1D 100. 4 7 8 TBD Removed Epads & inserted R52 & R53 JBM 20 DEC 99
13
8 Connected J10-5 TO U10-61,62
RN1C 100. 3 9 Removed U9 and U8, Renamed U99 to U8
PDCH4 14
VCC 10 Remove U14 from ckt Changed C64 to 22 uF
PDCH5
PDCH6 15 RN1B 100. 2
A12P
16 RN1A 100. 1
A
A
PD4 PD5 PD6
A5P
2
S1133-14 S1133-14 S1133-14 R30
1 2
12.1M, 1.%
MUXADR
1
K
K
10.
1
A5P A5N R20 C41
1
C C36 C
0.1
C44
10.
C46 VCC
SHUNT
0.1
1
1
10.
PDCH7
2
0.1
0.1
2
PDCH8 C31 C30
2
PDCH9 J7
12
1
2
3
6
2
2
U8 R42
27
A
A
R45
1
U9
10. K
10. K
Vdd
+V Analog
+V Analog
PD7 PD8 PD9
MUXEN 18 28 3 A5N
EN OUT Analog IN
V-
V+
MUXA0 17 13 2
1
A0 NC A-GND
S1133-14 S1133-14 S1133-14 MUXA1 16 2
2
A1 NC
MUXA2 15 3 /DATAXMIT 18 16 /OVERFLOW
A2 NC Transmit OVER -
MUXA3 14 RDSETUP 19 17
K
K
A3 Read/Setup In OVER +
2.K, 1.%
PDCH1 19 DDCDATA 20 R22
IN 1 Setup Data
PDCH2 20 22 14 DDCDATA
IN 2 Test Data Output
PDCH3 21 DATACLK 10 15 /VALIDDAT
IN 3 Data CLK Data Valid
PDCH4 22 /FDS 8
IN 4 FDS R23
1
PDCH10 PDCH5 23 9 23 1 2
IN 5 A/D_CLK Sys CLK Vref
PDCH11 PDCH6 24 21
IN 6 Reset Setup 1. K
-V Analog
3
PDCH12 PDCH7 25 /RSTDDC 7 24
IN 7 Reset System Ref Bypass D2
2
PDCH8 26 11
IN 8 Data Input C29 C33
PDCH9 11 13 4
IN 9 DIG. GND. A-GND 1
A
PDCH10 10
10.
10.
B IN 10 B
PD10 PD11 PD12 PDCH11 9
IN 11 DDC-101U
PDCH12 8
1
IN 12 C28
PDREF 7 0.1
2
IN 13
S1133-14 S1133-14 S1133-14 6 2 1
12.1M, 1.% IN 14
AGND
1 2 5
IN 15
4
K
R18 IN 16 10.
NOT INSTALLED
DG406DY
2 1
12
C26
1 2 A5N
C49 100.pF
DDC
1 R34 2
R35 R36
2.32M, 1.% 12.1M, 1.% 12.1M, 1.%
1 12 2 PDREF
A5P DYNEX TECHNOLOGIES, INC.
0.1 C48 14340 SULLYFIELD CIRCLE
Reference CHANTILLY, VA 20151
7
2 1
PhotoDiode
J11
2
CATHODE 1
6 AM MAIN BOARD
ANODE 2 REF_LMP
3
A SHIELD 3 A
AD711
U12 0.1 C53
2 1
4
Scale Sheet
1 of 1
1 2 3 4 5 6
1 2 3 4 5 6
TD
RESET DDC
RD
1 2
DSR
1
SW1 /W_RES
VCC
VCC
2
1.
16
C25 C32 C40
MUXADR
0.1
0.1
U6
D D
1 2
22.K
2
C1+ V+ R44
Vcc
3
1
C1-
1
4 6
C2+ V- STEP_MOTOR
5
RDSETUP
C2-
MUXEN
1
1.
/RES
FLA0
FLA1
FLB0
FLB1
11 14
RXD
TXD
DSR
T1in T1out
10 7
T2in T2out
C34
2
12 13
GND
R1out R1in
2
9 8
11
10
84
83
82
81
80
79
78
77
76
75
R2out R2in C51
9
8
7
6
5
4
3
2
1
U10
ICL232CPE
1.
15
Vss
Vss
P10/A0
P11/A1
P12/A2
P13/A3
P82/CS1
P81/GA20
P80/HA0
P83/IOR
P37/HDB7/D7
P36/HDB6/D6
P35/HDB5/D5
P34/HDB4/D4
P33/HDB3/D3
P32/HDB2/D2
P31/HDB1/D1
P30/HDB0/D0
P85/CS2/IRQ4/RXD1
P86/IRQ5SCK1/SCL
P84/IOW/IRQ3/TXD1
1
1 2
VCC C55 12 74 PA0
16.MHz
/RES P14/A4
22.pF 13 73 PA1
XTAL P15/A5
VCC 14 72 PB0
X1 EXTAL P16/A6
1 C562 15 71 PB1
MD1 P17/A7
16 70
MD0 Vss
1
2
1 2 22.pF 17 69 FLAPH
/NMI P20/A8
18 68 FLBPH
R31 R32 R33 4.7 K R43 FVpp /STBY P21/A9
C R24 19 67 PAPH C
330.
330.
Vcc P22/A10
DSR 20 66 PBPH
4.7 K
4.7 K
4.7 K
4.7 K
P52/SCK0 P23/A11
RXD 21 65
P51/RXD0 P24/A12
R19 R1 TXD 22 HD64F3337YCP16 64
P50/TXD0 Vss
23 63
2
1
Vss P25/A13
24 62 ESENSCON
Vss P26/A14 Eject Sensor Control
J5 25 61 VCC
P97/WAIT/SDA P27/A15
PCLK 26 60
PLATE 1 P96/0 Vcc
1 2 27 59
HOME 2 P95/AS P47/PW1
U11A 28 58
SENSOR 3 P94/WR P46/PW0 LSHUTDWN
DDCDATA 29 57 /DATAXMIT
4 P93/RD P45/TMRI1/HIRQ12
1
74F14 /OVERFLOW 30 56
5 P92/IRQ0 P44/TMO1/HIRQ1
/VALIDDAT 31 55
P66/FTOB/K6/IRQ6
P91/IRQ1/EIOW P43/TMCI1/HIRQ11
0.1
3 4 32 54 /RSTDDC C45
P90/ADTRG/IRQ2/ECS2 P42/TMRI0
P76/AN6/DA0
P77/AN7/DA1
P61/K1/FTOA
U11B
P67/K7/IRQ7
P62/K2/FTIA
P65/K5/FTID
P60/K0/FTCI
P63/K3/FTIB
P64/K4/FTIC
J4
P40/TMCI0
2
P41/TMO0
74F14
P70/AN0
P71/AN1
P72/AN2
P73/AN3
P74/AN4
P75/AN5
PLATE 1
AVcc
AVss
FRONT 2
5 6
Vss
SENSOR 3
4 U11C
5
74F14
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
/FDS
9 8 DATACLK
U11D
MUXA0
MUXA1
MUXA2
MUXA3
B B
/FLTHOME LAMPV LCOURSE
74F14
A5P
DSX Filter
VCC
1
8
1
U15
10.
0.1
3 4
DI DO
Vcc
C54 C52
MUXADR
2 7
2
SCLK TEST
GND
1 6
10
10
CS ORG
4
U18B
VCC
U17A U17B 7474
ST93C46
3 5 11 9 12 9
5
J Q J Q D Q A/D_CLK
SD
SD
SD
2
1 13 11
Bypass CLK CLK CLK
1
CD
CD
C59 R47
4.7 K
CHANTILLY, VA 20151
74F112 74F112 DDC
2
15
14
13
1
AM MAIN BOARD
A A
Scale Sheet
2 of 4
1 2 3 4 5 6
1 2 3 4 5 6
A12P
VCC
2
U5 D12P
D D
1 8
TEST Vcc
2
R50
4.7 K
C35 2 7
CAP+ OSC
4403
2N
R26
10.
4 6
4.7 K
1N4001 CAP- LV U18A
4
A K U19B
3 5 VCC 7474 Q1
GND VOUT R27
2
2 5 3 41 2
1
D1 D Q
SD
2
4.7 K
ICL7662 3 7406
CLK
U3 A5N
U4 R51 6 To pins 15 and
CD
10. K
A5P Q
1 3 2 3 VCC 1N4001 18 on micro.
2
2
RUE135
11
1
2
GND
GND
C39 C7 10. K
CB1 D4
C8 VCC C64
10.
10.
10.
+
K
22.
1
2
2
1
From output pin on micro.
1
1
R21 D5
1N5817
2
/W_RES
4.7 K
External flash
programming
C VCC control. U11E U19A To pin 12 on micro. C
A
J6 U7 11 10 1 2
FLASH1 /RES
C27 1 3
1
1 Vin +5V, 1.%
1
1
7406
2 TL780-05CKC
74F14
0.1
GND
3 C24
1
+ C21
10.
4
47.
2
Zero Ohm
6 TD
R53
2
7 RD
D12P
8 DSR
2 2
9 FLASH1
10
RGE500
CB2
5A TRIP
C58
1 R40 2 1 2
1
1
C47 49.9K, 1.%
.01
JUMPERED
1.0
K
15
ON BOARD R46 R48
1 2 1 2
REF_LMP U13
22
R52 D3
1
2.67 K, 1.% A5P 30.1K, 1.%
1N4001
Zero Ohm 1
4.99K, 1.%
1 2 IN- 0.1
VCC
49.9K, 1.%
12
COL1 R29 2 1
1
2 11 J9 R41
7
LCOURSE IN+ EMIT1
13 C63
B C37 C42 C43 C38 R39 COL2 1 To B
A
1 2 9 14 U16
470.
470.
470.
470.
1
2.32M, 1.% 6
2
16 LAMPV
REF OUT 3
4
2
2
CUR LMT+ AD711
D
1 2 10
LSHUTDWN SHUTDOWN Q2
30.1K, 1.%
5
RFP25N06
R49
1
2.K, 1.% R37 CUR LMT-
4
6 C57
RT
.01
2
0.1
C60
GND
7 3 A5N
2.67 K, 1.%
CT OSC OUT
1
2
S
R38
2
CA3524
.01
C50
8
1
DYNEX TECHNOLOGIES
14340 SULLYFIELD CIRCLE
CHANTILLY, VA 20151
AM MAIN BOARD
A A
Scale Sheet
3 of 4
1 2 3 4 5 6
1 2 3 4 5 6
STEP_MOTOR
D D
1
C23 VCC D12P C22 VCC D12P
0.1
0.1
0.1 + C6 0.1 +
47.
47.
2 1 C1 2 1 C2
C5
1
13
24
13
24
1
1
2
2
U2 UDN2916B U1 UDN2916B
J3 C14 J1
.01
.01
1 C3 1
Vbb
Vbb
OUT 1A 1 BLK To FILTER OUT 1A 1 BLK To PLATE
VCC
VCC
21 21
OUT 1B 2 RED STEPPER OUT 1B 2 RED STEPPER
21
21
2 2
OUT 2A 3 BLU MOTOR OUT 2A 3 BLU MOTOR
FLAPH 16 5 PAPH 16 5 C9
PHASE 1 OUT 2B 4 GRN PHASE 1 OUT 2B 4 GRN
.01
.01
FLA0 20 C4 PA0 20
I 01 I 01
FLA1 17 14 PA1 17 14
I 11 RC1 I 11 RC1
12 12
2
RC2 RC2
FLBPH 10 PBPH 10
PHASE 2 PHASE 2
FLB0 8 23 PB0 8 23
I 02 E1 I 02 E1
FLB1 9 22 PB1 9 22
I 12 SENSE1 I 12 SENSE1
VCC VCC
1 R16 2 15 3 1 R11 2 15 3
Vref 1 E2 Vref 1 E2
1
2
11 4 11 4
3.74 K, 1.% Vref 2 SENSE2 3.74 K, 1.% Vref 2 SENSE2
3.74 K, 1.%
2.67 K, 1.%
GND
GND
GND
GND
GND
GND
GND
GND
R14
1
1
C C
C11 C10
0.1
0.1
R8
6
7
18
19
18
19
2
2
1
1
1
1
C13 R15 R17 C15 C16 R10 R12
C12 R4 R6 C18 C20 R2 R3 C17 C19
0.4, 1.%
0.4, 1.%
0.4, 1.%
0.4, 1.%
330.pF
330.pF
330.pF
330.pF
1. K
1.W
1. K
1.W
100.K
100.K
1. K
1.W
1. K
1.W
100.K
100.K
0.1
0.1
0.1
0.1
2
2
R5 R9 R7 R13
2
2
D12P
1
RUE135
CB3
B B
BYPASS CAPACITORS
2
VCC
J12
U19C
1 12 VDC FAN
1
5 6
2
0.1
0.1
7406 C62 C61
J8 U19D
2
9 8
DSX Filter 1 U11F
2 DSX Filter 13 12 7406
3 Home Switch.
VCC U19E
74F14 11 10
J10
R25 DYNEX TECHNOLOGIES, INC.
7406
Zero Ohm 1 14340 SULLYFIELD CIRCLE
1 2
2 STD - Filter Home Switch. U19F CHANTILLY, VA 20151
3 DSX - Eject sensor DGND Tie Point 13 12
/FLTHOME 4
ESENSCON
Eject Sensor Control 5
7406 AM MAIN BOARD
A A
Scale Sheet
4 of 4
1 2 3 4 5 6