Professional Documents
Culture Documents
Multi-Byte Addition: Address Opcode Label: Mnemonics Operand
Multi-Byte Addition: Address Opcode Label: Mnemonics Operand
MULTI-BYTE ADDITION
OUTPUT:
INPUT OUTPUT
ADDRES ADDRES
DATA DATA
S S
4102 10
4500 30
4104 20
410B 10
4501 20
410D 10
2.(A) MULTIPLICATION
1|Page
ADDRESS OPCODE LABEL: MNEMONICS OPERAND
4100 74,02 MOV A,#02
4102 75,F0,03 MOV B,#03
4105 A4 MUL AB
OUTPUT:
INPUT OUTPUT
4101 02
4500 06
4104 03
2.(B) DIVISION
2|Page
ADDRESS OPCODE LABEL: MNEMONICS OPERAND
4100 74,08 MOV A,#08
4102 75,F0,02 MOV B,#02
4105 A4 MUL AB
OUTPUT:
INPUT OUTPUT
ADDRES ADDRES
DATA DATA
S S
4101 08
4500 04
4104 02
3. ASCENDING ORDER
3|Page
4100 7B,04 MOV R3,#4
4102 7C,04 MOV R4,#4
4111 C3 CLR C
4|Page
4126 F0 MOVX @DPTR,A
412B 1C DEC R4
412E 0C INC R4
OUTPUT:
INPUT OUTPUT
ADDRES
DATA ADDRESS DATA
S
4500 05 4500 02
4501 04 4501 03
4502 03 4502 04
4503 02 4503 05
5|Page
4103 74,32 MOV A,#DATA(32)
4105 C3 CLR C
4108 C3 CLR C
OUTPUT:
INPUT OUTPUT
ADDRES ADDRES
DATA DATA
S S
4104 32 4500 02
ASCII Decimal
Number(Hex) Equivalent
6|Page
30 00
31 01
32 02
33 03
34 04
35 05
36 06
37 07
38 08
39 09
DATA: 02 8 4 2 1
0 0 1 0
ADDRESS DATA
4500 00
4501 10
7|Page
4103 E0 MOVX A,@DPTR
410C 0A INC R2
4113 84 DIV AB
8|Page
OUTPUT:(EVEN PARITY)
DATA: 06
INPUT OUTPUT
4200 06 4500 01 0 1 1 0
OUTPUT:(ODD PARITY)
DATA: 07
INPUT OUTPUT
4200 07 4500 00 0 1 1 1
6.timer/counter(TIMER 0 MODE 1)
9|Page
4103 D2,91 LOOP: SETB 91
4512 22 RET
OUTPUT:
Amplitude in V AMPLITUDE:
TIME:
Time in ms
7.INTERFACING OF INPUT/OUTPUT
10 | P a g e
4103 E0 MOVX A,@DPTR
INPUT:
D7 D6 D5 D4 D3 D2 D1 D0
1 0 1 1 0 0 1 0
OUTPUT:
D7 D6 D5 D4 D3 D2 D1 D0
1 0 1 1 0 0 1 0
LED’S ON =1
LED’S OFF = 0
DEN 0FF04
DENL 04
LATCH 0FF08
LATCHL 08
IOHIGH 0FF
11 | P a g e
ADDRESS OPCODE LABEL: MNEMONICS OPERAND
4100 90,FF,0F MOV DPTR,#FF0F
4112
B4,0F,03 CJNE A,#0F,CONT
12 | P a g e
4130 74,0B MOV A,#0B
413A 22 RET
4155 22 RET
4157 0D INC R5
13 | P a g e
415A 7C,52 MOV R4,#52
415E 22 RET
@DPTR,A
417F F0 MOVX
14 | P a g e
4187 74,01 MOV A,#01
4192 22 RET
4195
78,08 MOV R0,#LATCHL
41AB 22 RET
DATA TO BE STORED:
15 | P a g e
ADDRESS DATA
5100 30,31,32,33
5104 34,35,36,37
5108 38,39,41,42
510C 43,44,45,46
5200 0E,0D,0B,07
OUTPUT:
INPUT OUTPUT
0 0
1 1
2 2
3 3
4 4
5 5
6 6
7 7
8 8
16 | P a g e
9 9
A A
B B
C C
D D
E E
F F
OUTPUT
17 | P a g e
F B
G
E C
dp
8 4 2 1 8 4 2 1
dp G F E D C B A
DATA OUTPUT
0 0 0 1 0 0 1 0
12 5
1 2
CONTRL 0FF0F
PORTA 0FF0C
PORTB 0FF0D
PORTC 0FF0E
18 | P a g e
410B AA,82 MOV R2,DPH
411F 09 INC R1
412D 09 INC R1
19 | P a g e
4135 A9,82 MOV R1,DPL
413B 09 INC R1
414C 0B INC R3
415A 0B INC R3
20 | P a g e
415D 8B,82 MOV DPL,R3
4168 0B INC R3
4181 22 RET
21 | P a g e
4188 DF,FE L4: DJNZ R7,L4
418E 22 RET
22 | P a g e
11.INTERFACING OF ANALOG TO DIGITAL CONVERSION
(ADC)
OUTPUT:
ANALOG
DIGITAL OUTPUT HEX
INPUT
VALUE
VOLTAGE
D7 D6 D5 D4 D3 D2 D1 D0
(V)
0.5 0 0 0 1 1 0 1 0 1A
1 0 0 1 1 0 0 1 1 33
1.5 0 1 0 0 1 1 0 1 4D
23 | P a g e
2 0 1 1 0 0 1 1 0 66
2.5 0 1 1 1 1 1 1 1 7F
3 1 0 0 1 1 0 0 1 99
3.5 1 0 1 1 0 0 1 0 B2
4 1 1 0 0 1 1 0 0 CC
4106 04 INC A
OUTPUT:
Amplitude(V)
Time(ms)
24 | P a g e
AMPLITUDE=
TIME=
25 | P a g e
411E A3 INC DPTR
ADDRESS DATA
4500 0A
4501 06
4502 05
4503 09
ADDRESS DATA
4500 09
4501 05
4502 06
4503 0A
26 | P a g e
14.INTERFACING OF DC MOTOR
TRANSMITTER SIDE:
27 | P a g e
4112 30,99,FD L: JNB TF0(80),L(4112)
RECEIVER SIDE:
OUTPUT:
ADDRESS DATA
4500 45
TRANSMITTER RECEIVER
DATA:45 ADDRESS:4500 28 | P a g e
OUTPUT DATA:45
29 | P a g e