4th Sem Lic Lab Manual-1

You might also like

Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 49

15EEL48 Op – Amp and Linear ICs Laboratory Page 1

SEMESTER - IV
OP- AMP AND LINEAR ICs LABORATORY

Course objectives:

1. To understand the importance of op-amp in various applications like Precision Rectifiers,


Filters, and DAC.
2. To design the non-linear application of op-amp such as Schmitt circuit.
3. To study and design the application of 555 timer like monostable multivibrator.
4. Familiarize the conversion of data from Analog to Digital and Digital to Analog.
5. Design and construct waveform generation circuits using op-amp.

Course outcomes:
After completing this course the students will be able to:

1. Understand the various applications of linear IC’s like 741 and 555 timer.
2. Define significance of Op Amps and their importance.
3. Build circuits using Analog IC’s.
4. In-depth knowledge of applying the concepts in real time applications.
5. Ability to use OP Amp as Summer, Subtractor.
6. Able to use OP Amp to generate sine, square and triangular wave forms.
7. Able to use OP Amp as analog to digital and digital to analog converter.
8. Design and explain the Analog to Digital conversion operation and vice versa

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 2

CHOICE BASED CREDIT SYSTEM (CBCS)


SEMESTER - IV
OP- AMP AND LINEAR ICs LABORATORY
Subject Code 15EEL47 IA Marks 20
Number of Practical 03
03 Exam Hours
Hours/Week
Total Number of
42 Exam Marks 80
Practical Hours
Credits - 02

List of Experiments

1. Design and verify a precision full wave rectifier. Determine the performance parameters.

2. Design and realize to analyse the frequency response of an op – amp amplifier under
inverting and non - inverting configuration for a given gain.

3. Design and verify the output waveform of an op – amp RC phase shift oscillator for a
desired frequency.

4. Design and realize Schmitt trigger circuit using an op – amp for desired upper trip point
(UTP) and lower trip point (LTP).

5. Verify the operation of an op – amp as (a) voltage comparator circuit and (b) zero crossing
Detector.

6. Design and verify the operation of op – amp as an (a) adder (b) Subtractor (c) integrator
and (d) Differentiator.

7. Design and realize an op – amp based first order Butterworth (a) low pass (b) high pass and
(c) Band pass filters for a given cut off frequency/frequencies to verify the frequency
Response characteristic.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 3

8. Design and realize an op – amp based function generator to generate sine, square and
Triangular waves of desired frequency.

9. Design and realization of R – 2R ladder DAC.

10. Realization of Two bit Flash ADC.

11. Design and verify an IC 555 timer based pulse generator for the specified pulse.

12. Designing of Fixed voltage power supply (voltage regulator) using IC regulators 78 series
and 79 series.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 4

CONTENTS

Exp. Page
Title of the Experiment
No No
1 Design and verify a precision full wave rectifier. Determine the performance 5
parameters.
2 Design and realize to analyze the frequency response of an op – amp 7
amplifier under Inverting and non - inverting configuration for a given gain.
3 Design and verify the output waveform of an op – amp RC phase shift 14
oscillator for a desired frequency.
4 Design and realize Schmitt trigger circuit using an op – amp for desired 16
upper trip point (UTP) and lower trip point (LTP).
5 Verify the operation of an op – amp as (a) voltage comparator circuit and (b) 18
zero crossing detector.
6 Design and verify the operation of op – amp as an (a) adder (b) subtractor 21
(c) integrator and (d) differentiator.
7 Design and realize an op – amp based first order Butterworth (a) low pass 28
(b) high pass and (c) band pass filters for a given cut off
frequency/frequencies to verify the frequency response characteristic.
8 Design and realize an op – amp based function generator to generate sine, 37
square and triangular waves of desired frequency.
9 Design and realization of R – 2R ladder DAC. 40
10 Realization of Two bit Flash ADC. 42
11 Design and verify an IC 555 timer based pulse generator for the specified 44
pulse.
12 Designing of Fixed voltage power supply (voltage regulator) using IC 46
regulators 78 series and 79 series.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 5

Experiment no-1

Precision Full Wave Rectifier:

Aim: To design the precision full wave rectifier using Opamp and to determine its
performance parameters.

Apparatus Required:
Name of the
Values Quantity
Equipment/Component
CRO - 1
Signal Generator 1
Resistor 1KΩ,2KΩ,330Ω,680Ω 4,1,1,1
Opamp µA 741 1
DC Power Supply ±12V 2

Circuit Diagram:

R6

1k
R2
R4
2k
1k

V1 V2

12Vdc 12Vdc
4

R1
2 1 D1 2 1
V-

V-

- OS1 R5 - OS1
1k
V6
OUT
6
A2 OUT
6
V0
VOFF = 0v A1
VAMPL = 0.5V 3 5 Vb 1k 3 5
V+

V+

FREQ = 100Hz R3 + OS2 D2 + OS2


V3 R7
680E 12Vdc 330E V4
7

12Vdc

Design:
Let I1= 500µA & Vin =0.5V. R1= Vin/ I1 = 1KΩ.

R2 = 2 R1 = 2 KΩ. R3 = R1// R2 = 670Ω (Use 680Ω).

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 6

R4=R5=R1=R6=1 KΩ.
𝑅6× 𝑉𝑖𝑛
V0 = 𝑅4
= 0.5V.

R7 =R4//R5//R6 = 330Ω.

Procedure:
1. Rig up the circuit as shown in the circuit diagram.
2. Switch on the dual power supply.
3. Set the input voltage of AC source to 1V p-p & input signal frequency to 100Hz.
4. Observe the output waveform on CRO.
5.
Tabular Column:
Voltage Gain
A1= Vb/Vin A2=V0/Vin
Theoretical Experimental Theoretical Experimental

Output Waveform

Vo

Vb

Result:
Thus the precision full wave rectifier is constructed and the output waveforms Vb & Vo are
Observed.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 7

Experiment no-2

INVERTING & NON-INVERTING AMPLIFIER

Aim: To Design and analyze the frequency response of an op – amp amplifier under Inverting
and non - inverting configuration for a given gain.

Inverting Amplifier
Name of the
Values Quantity
Equipment/Component
CRO - 1
Signal Generator - 1
Resistor 3.3kΩ, 1kΩ 1 each
Opamp µA 741 1
DC Power Supply ±12V 1

Circuit diagram:

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 8

Design:

Let Acl = 3.3


𝑅1
Acl = -
𝑅2
Choose R2 = 1KΩ.
∴ R1 = Acl × R2 = 3.3KΩ.

Tabular column:

Vin = 2Vp-p.

Frequency V0 p-p 𝑉0
Gain in db = 20 Log ( 𝑉𝑖𝑛 )
In Hz In Volt
100
200
300
400
500
600
700
800
900
1k
2k
3k
4k
5k
6k
7k
8k
9k
10k
20k

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 9

30k
40k
50k
60k
70k
80k
90k
100k
200k
300k
400k
500k
600k
700k
800k
900k
1000k
Waveforms:

4.0V

V0
2.0V

Vin

0V

-2.0V

-4.0V
0s 4ms 8ms 12ms 16ms 20ms 24ms 28ms 32ms 36ms 40ms
V(R1:2) V(R2:1)
Time

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 10

Gain Versus Frequency response of inverting amplifier.

Non-Inverting Amplifier

Name of the
Values Quantity
Equipment/Component
CRO - 1
Signal Generator - 1
Resistor 2.2kΩ, 1kΩ 1 each
Opamp µA 741 1
DC Power Supply ±12V 1

Circuit Diagram:

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 11

Design:

Let Acl = 3.2


𝑅1
Acl = 1 +
𝑅2
Choose R2 = 1KΩ.
∴ R1 = (Acl – 1) R2 = 2.2kΩ.

Tabular column:
Vin = 2Vp-p.
Frequency V0 p-p 𝑉0
Gain in db = 20 Log ( 𝑉𝑖𝑛 )
In Hz In Volt
100
200
300
400
500
600
700
800
900
1k
2k
3k
4k
5k
6k
7k
8k
9k
10k
20k

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 12

30k
40k
50k
60k
70k
80k
90k
100k
200k
300k
400k
500k
600k
700k
800k
900k
1000k

Procedure:
1. Rig up the circuit as shown in the circuit diagram.
2. Set the input voltage of AC source to 2V p-p.
3. Vary the input signal frequency from 100 Hz to 1 MHz.At each step note down the
Corresponding o/p voltage.
4. Calculate the gain using the formula shown as in tabular column.
5. Plot the graph of gain versus frequency. Find the cut-off frequencies by subtracting 3 dbs
From max gain & measure the band width.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 13

Waveform:

4.0V

2.0V V0
Vin

0V

-2.0V

-4.0V
0s 4ms 8ms 12ms 16ms 20ms 24ms 28ms 32ms 36ms 40ms
V(U1:OUT) V(U1:+)
Time

Gain Vs Frequency response of Non-Inverting amplifier.

Result:

Frequency response of both inverting & Non-inverting amplifiers are verified.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 14

Experiment no-3

RC Phase Shift Oscillator

Aim: To design an RC phase shift oscillator to generate a frequency of 10 KHz.

Apparatus Required:
Name of the
Values Quantity
Equipment/Component
CRO - 1
Resistors 330 Ω,22kΩ pot 3,1
Capacitors 0.1µF 3
Opamp µA 741 1
Dual Power Supply ±12V 1

Circuit Diagram:

R3

V1
12Vdc
4

R4
2 1
V-

- OS1
6 V0
OUT
3 5
V+

+ OS2
V2
12Vdc
7

C3 C2 C1

R1 R2

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 15

Design:

F = 10 KHz.

1
F= .
2×𝜋×√6×𝑅×𝐶

Let C=C1=C2=C3=0.1µF.

1
R = R1=R2 = R4 = =324.87Ω. Choose 330Ω.
2×𝜋×√6×2𝐾𝐻𝑧×0.1µF

𝑅3
𝑅4
= 29. ∴ R3 = 29 × R4 = 9.5KΩ. Use 22 KΩ pot.

PROCEDURE:
1. Connect the circuit as shown in Fig
2. Switch on the dual power supply.
3. Vary the potentiometer to get undistorted sinewave.
4. Observe the o/p waveform on CRO.
5. Measure the time period of the signal & calculate the frequency.

Wave form:
20V

10V

0V

-10V

-20V
10.0ms 10.1ms 10.2ms 10.3ms 10.4ms 10.5ms 10.6ms 10.7ms 10.8ms 10.9ms 11.0ms
V(U1:OUT)
Time

Result:
The frequency of RC phase shift oscillator is verified.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 16

Experiment no-4

SCHMITT TRIGGER

AIM: To design and test inverting Schmitt Trigger circuit using Op-amp for the given UTP
& LTP.

Apparatus Required:
Name of the
Values Quantity
Equipment/Component
CRO - 1
Signal Generator - 1
Resistors 22kΩ,82kΩ 2,1
Diodes 1N4007 2
Opamp µA 741 1
Dual Power Supply ±12V 1

Circuit Diagram:

12Vdc
4

2 1
V-

- OS1
V3
6
VAMPL = 6V OUT V0
FREQ = 100Hz 3 5
V+

+ OS2

12Vdc
7

D1 D2

R1 R2
22k 82k

R3
22k

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 17

PROCEDURE:

1. Rig up the circuit as shown in the circuit diagram.


2. Connect sine wave with 10 v peak, 100Hz frequency at the input.
3. Connect CRO probes to pin no 6 & ground. Observe the o/p rectangular/Square wave on
CRO. Measure UTP and LTP.
4. Use X-Y mode and display the Hysteresis curve on CRO; measure UTP and LTP and
compare it with the designed values.

Design:
Let UTP = 5V & LTP = -2V.
I1 be the current flowing through R1 & R3 when o/p is at +Vsat.
Assume I1 = 250 µA.
Vsat = |𝑉𝑐𝑐| − 1=11V
UTP = + Vsat × R3 / (R1 + R3).
LTP = -Vsat × R3 / (R1 + R2).
R3 = UTP/I1. = 20KΩ (use 22KΩ)
I11= UTP/R3. =227.27 µA
R1 = (V0 sat –UTP-VD) / I11. = 23.32KΩ, (Use 22kΩ)
Let I2 be the current flowing through R3 & R2 when o/p is at -Vsat.
I2 = LTP/R3.=90.9 µA
R2 = (V0 sat –LTP - VD) / I2. =91.9kΩ, (Use 82KΩ).
Waveform:

Result:
The waveform was observed and compared with the theoretical one.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 18

Experiment no-5

Comparator & Zero crossing Detector

Aim: To verify opamp as a comparator & zero crossing detector.

Apparatus Required:
Name of the
Values Quantity
Equipment/Component
Resistor 100kΩ,22 kΩ 1,1
Signal generator 1
Opamp µA 741 1
Dual Power Supply ±12V 1

Zero Crossing Detector

Circuit Diagram:

- VEE
4

2 1
V-

- OS1
6
OUT
3 5
V+

+ OS2

Vin
7

+ Vcc

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 19

Output waveform:

Inverting Comparator:

Circuit Diagram:

- VEE
4

2 1
- OS1
V-

6
OUT
+ Vcc 3 5 V0
V+

+ OS2
Vin R1

+ Vcc
7

R2

Design:

Let I1= 100 µA. Vcc = 12V.

Vcc
I1 =
𝑅1+𝑅2

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 20

Vcc 12v
R1 + R2 = = = 120KΩ
𝐼1 100 µA

Choose R2 = 22KΩ,

R1 = 98KΩ ( Choose 100KΩ)

Vcc R2
Vref = V R2 = = 2.16 V
𝑅1+𝑅2

Procedure:
1. Rig up the circuit as shown in Fig.
2. Switch on the dual power supply.
3. Set the input voltage to 1V peak using signal generator.
4. Observe the o/p waveform on CRO.

Result:
It’s been observed that, the output of both ZCD & Comparator is a square wave & O/p changes its
state only when the input crosses the reference axis (Zero for ZCD & 2.16V for Comparator).

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 21

Experiment no-6

Opamp as an Integrator, Differentiator, Adder & Subtractor

Aim: To verify opamp as an integrator, Differentiator, Adder & Subtractor

Integrator

Apparatus Required:

Name of the
Values Quantity
Equipment/Component
CRO - 1
Function generator - 1
Resistor 100kΩ, 1MΩ 1,1
Capacitor 0.1µF 1
Opamp µA 741 2
Dual Power Supply ±12V 1

Circuit Diagram:

R2

C1

- VEE
4

R1
2 1
V-

- OS1

OUT
6
Vo
3 5
V+

+ OS2

Vin
7

+ Vcc

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 22

Design:

Let T = 1ms & C1 = 0.1µF.

R1C1 = 10 T

10 𝑇 10×1𝑚𝑠
R1 = 𝐶1
= 0.1×10−6
=100 KΩ.

R2 = 10 × R1 = 1MΩ.

−1
V0 = ∫ 𝑉𝑖𝑛(𝑡).
𝑅1× 𝐶1

PROCEDURE:
1. Connect the circuit as shown in Fig
2. Switch on the dual power supply.
3. Apply 5Vp sine/square wave of 1 KHz frequency from the Function Generator.
4. Observe the o/p waveform on CRO.
5. Plot the waveforms on the graph sheet.

Note: For proper integration, The RC time constant should be much greater than the period of the
input signal.

RESULT:
The waveform of Integrator is observed and plotted on the graph Sheet.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 23

Differentiator

Apparatus Required:
Name of the
Values Quantity
Equipment/Component
CRO - 1
Function generator - 1
Resistor 1kΩ,100Ω 1,1
Capacitor 0.1µF 1
Opamp µA 741 2
Dual Power Supply ±12V 1

Circuit Diagram:

R2

C1 R1
12Vdc
4

VOFF = 0 2 1
V-

VAMPL = 5v - OS1
FREQ = 1khz
OUT
6
V0
3 5
V+

+ OS2

12Vdc
7

Design:
Differentiator:

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 24

Let T = 1ms & C1=0.1µF.

R2 C1 = 0.1×T

0.1× 𝑇 0.1×1𝑚𝑠
R2 = 𝐶1
= 0.1×10−6
=1KΩ.

R1 = R2/10 =100 Ω.

𝑑(𝑉𝑖𝑛(𝑡))
V0 = - R2× C1
𝑑𝑡

Procedure:
1. Connect the circuit as shown in Fig
2. Switch on the dual power supply.
3. Apply 5Vp sine/square wave of 1 KHz frequency from the Function Generator.
4. Observe the o/p waveform on CRO.
5. Plot the waveforms on the graph sheet.

RESULT:
The waveform of differentiator is observed and plotted on the graph Sheet.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 25

Adder (Summing Amplifier)

Apparatus required:
Name of the
Values Quantity
Equipment/Component
Multimeter - 1
Variable DC Source - 3
Resistor 1kΩ 4
Opamp µA 741 1
Dual Power Supply ±12V 1

Circuit Diagram:

R4

1k

12Vdc
4

2 1
V-
- OS1
R1 R2 R3 6
OUT
1k 1k 1k 3 5
V+

V1 V2 V3 + OS2
-2Vdc 2Vdc -2Vdc
7

12Vdc

Output voltage Vo is given by


𝑹𝟒 𝑹𝟒 𝑹𝟒
Vo = - ( V1 + V2 + V3 )
𝑹𝟏 𝑹𝟐 𝑹𝟑

Choose R1 = R2 =R3=R4 = R = 1KΩ.


∴ VO = - (V1 + V2 + V3).
Procedure:
1. Rig up the circuit as shown in Fig.
2. Switch on the dual power supply.
3. Using Variable DC source set the input voltages to some convenient value.
4. Measure the o/p voltage using multimeter & compare it with the theoretical one.

Result: It’s been observed that, the o/p is a negative sum of all the i/p voltages.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 26

Subtractor (Difference amplifier)

Apparatus Required:
Name of the
Values Quantity
Equipment/Component
Resistor 1kΩ 4
Variable DC Source 0-30V 2
Multimeter 1
Opamp µA 741 2
Dual Power Supply ±12V 1

Circuit Diagram:

R3

1k
R1

1k
V1=-3V V3 12Vdc
4

2 1
V-

- OS1
6
OUT
3 5
V+

+ OS2

12Vdc
7

R4

1k
V5 R5
V2=2V
1k

Output voltage Vo is given by


𝑹𝟑 𝐕𝟐 𝐑𝟓 𝑹𝟑
Vo = (1+ )( )- V1
𝑹𝟏 𝑹𝟓+𝑹𝟒 𝑹𝟏

Choose R1 = R2 =R3=R4 = R5 = R= 1KΩ.


Then V0 = V2 – V1.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 27

Procedure:
1. Rig up the circuit as shown in Fig.
2. Switch on the dual power supply.
3. Using Variable DC source set the input voltages to some convenient value.
4. Measure the o/p voltage using multimeter & compare it with the theoretical one.
.

Result: It’s been observed that, o/p is the difference of two i/p voltages applied at Non-
inverting & Inverting i/p terminals.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 28

Experiment no-7

Active Low Pass Filter:

Aim: To design & verify the frequency response of 1st order active low pass filter for a
given gain & cutoff frequency.

Apparatus Required:
Name of the
Values Quantity
Equipment/Component
CRO - 1
Signal Generator - 1
Capacitor 0.01µF 1
Resistor 22kΩ, 10kΩ,15.92 kΩ 1 each
Opamp µA 741 1
DC Power Supply ±12V 1

Circuit Diagram:

R3 R2

V2
12V
4

2 1
V-

- OS1

R1 OUT
6
V0
3 5
V+

+ OS2
V1
Vin 12V
7

C1

Design:

Let fH = 1 KHz, C = .01 µF. & Acl = 3.2

1
fH =
2𝜋𝑅 𝐶

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 29

1
R1 = = 15.92KΩ.
2𝜋 fH 𝐶

𝑅3
Acl = 1 +
𝑅2

R3 = 2.2 R2. Choose R3 = 10KΩ. ∴ R2 = 22KΩ.

Procedure:

1. Rig up the circuit as shown in the circuit diagram.


2. Switch on the dual power supply.
3. Apply sinusoidal wave of constant amplitude as the input such that op-amp does not go
Into saturation.
4. Vary the input frequency and note down the output amplitude at each step.
5. Plot the graph of gain Vs frequency. Measure the cut-off frequency of the filter by
Subtracting 3dbs from max gain as shown in the graph.

Tabular column:
Vin = 1Vp-p.
Frequency V0 p-p 𝑉0
Gain in db = 20 Log ( 𝑉𝑖𝑛 )
In Hz In Volt
100
200
300
400
500
600
700
800
900
1k
2k
3k

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 30

4k
5k
6k
7k
8k
9k
10k
20k
30k
40k
50k
60k
70k
80k
90k
100k

Ideal frequency response:

Result: Frequency response of Low pass filter is verified.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 31

Active High Pass Filter:

Aim: To design & verify the frequency response of 1st order active high pass filter for a
given gain & cutoff frequency.

Apparatus Required:
Name of the
Values Quantity
Equipment/Component
CRO - 1
Signal Generator - 1
Capacitor 0.01µF 1
Resistor 22kΩ, 10kΩ,15.92 kΩ 1 each
Opamp µA 741 1
DC Power Supply ±12V 1

Circuit Diagram:

R3 R2

V2
12V
4

2 1
V-

- OS1

C1 OUT
6
V0
3 5
V+

+ OS2
V1
Vin R1 12V
7

Design:

Let fL = 1 KHz, C = .01 µF. & Acl = 3.2

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 32

1
fL =
2𝜋𝑅1× 𝐶

1
R1 = = 15.92KΩ.
2𝜋 fL× 𝐶

𝑅3
Acl = 1 +
𝑅2

R3 = 2.2 R2. Choose R3 = 10KΩ. ∴ R2 = 22KΩ.

Procedure:

1. Rig up the circuit as shown in the circuit diagram.


2. Switch on the dual power supply.
3. Apply sinusoidal wave of constant amplitude as the input such that op-amp does not go
Into saturation.
4. Vary the input frequency and note down the output amplitude at each step.
5. Plot the graph of gain Vs frequency. Measure the cut-off frequency of the filter by
Subtracting 3dbs from max gain as shown in the graph.

Tabular Column:
Vin p-p = 1v.

Frequency V0 p-p 𝑉0
Gain in db = 20 Log ( 𝑉𝑖𝑛 )
In Hz In Volt
100
200
300
400
500
600
700
800
900
1k

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 33

2k
3k
4k
5k
6k
7k
8k
9k
10k
20k
30k
40k
50k
60k
70k
80k
90k
100k

Ideal frequency response:

Result: Frequency response of high pass filter is verified.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 34

Band pass filter:

Aim: To design a single stage first order band pass filter to pass a band of frequencies from
3 KHz to 30 KHz with a pass band gain of 1.

Apparatus Required:

Name of the
Values Quantity
Equipment/Component
CRO - 1
Signal Generator - 1
Capacitor 0.01µF,0.1µF 1,1
Resistor 560Ω 2
Opamp µA 741 1
DC Power Supply ±12V 1

C2

R2

-12
4

R1 C1
2 1
V-

- OS1

OUT
6
V0
3 5
V+

+ OS2

Vin R3 +12
7

Circuit Diagram:

Design:

Choose C2 = 0.01µF.

1 1
R2 = = = 530.51Ω. (Use 560Ω).
2𝜋×f2× 𝐶2 2𝜋 ×30𝑘×0.01µF

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 35

For Av = 1, R2 = R1.

1 1
𝐶2= = = 0.094 µF (Use 0.1µF).
2𝜋×f1×R2 2𝜋 ×3𝑘×560

fc =√𝑓1 × 𝑓2 =9.486KHz.

BW = f2 – f1. = 27 KHz.

𝑓𝑐
Q= = 0.35
𝐵𝑊

Procedure:

1. Rig up the circuit as shown in the circuit diagram.


2. Switch on the dual power supply.
3. Apply sinusoidal wave of constant amplitude as the input such that op-amp does not go
Into saturation.
4. Vary the input frequency and note down the output amplitude at each step.
5. Plot the graph of gain Vs frequency. Measure the cut-off frequency of the filter by
Subtracting 3dbs from max gain as shown in the graph.

Tabular column:

Vin p-p = 1v.

Frequency V0 p-p 𝑉0
Gain in db = 20 Log ( 𝑉𝑖𝑛 )
In Hz In Volt
100
200
300
400
500
600
700
800
900
1k

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 36

2k
3k
4k
5k
6k
7k
8k
9k
10k
20k
30k
40k
50k
60k
70k
80k
90k
100k

Ideal frequency response:

Result:

Frequency response of band pass filter is verified.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 37

Experiment no-8

Triangular/Rectangular/Saw tooth/Square wave generator

AIM: To design function generator using Op-amp for generating square/


rectangular/triangular/saw tooth & sine wave.

Apparatus Required:
Name of the
Values Quantity
Equipment/Component
CRO - 1
Potentiometer - 1
Resistor 270kΩ, 6.8kΩ,47kΩ 1,2,1
Capacitor .47µF 1
Diode 1N4007 2
Opamp µA 741 2
Dual Power Supply ±12V 2

Circuit diagram

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 38

Design: Design a triangular/rectangular waveform generator to generate peak to peak


triangular wave of 8V & frequency range from 2 KHz to 20 KHz with a duty cycle adjustable
from 30% to 90 %.

Integrator Design:

I1min ≫ 100 Ib max

Let I1min = 200µ𝐴.

𝐈𝟏 𝐦𝐢𝐧 × ∆𝒕
C= ∆𝑽

Where ∆t is the pulse width when the frequency is low &

∆v is the change in voltage (peak to peak voltage of the triangular wave).

Fmin =2KhZ. Tmax = 1/ Fmin. = 0.5ms

∆t = 90% of Tmax. = 0.45ms. ∆v = 8V.

200µ𝐴×0.45𝑚𝑠
C= = 11.25nA. Choose C = 0.01µF.
𝟖𝑽

𝑽𝟎 𝒔𝒂𝒕−𝑽𝑫 𝟏𝟏−𝟎.𝟕
= R6+R5+R1. = = 51.5KΩ
𝑰𝟏𝒎𝒊𝒏 200µ𝐴

𝐼1𝑚𝑖𝑛 𝑓𝑚𝑖𝑛
=
𝐼1𝑚𝑎𝑥 𝑓𝑚𝑎𝑥

𝑓𝑚𝑎𝑥 2𝑜𝑘𝐻𝑧
∴ I1max =I1min . = 200µ𝐴 × = 2mA.
𝑓𝑚𝑖𝑛 2𝑘𝐻𝑧

𝑽𝟎 𝒔𝒂𝒕−𝑽𝑫 𝟏𝟏−𝟎.𝟕
= R5 + R1 = = 5.15KΩ.
𝑰1𝒎𝒂𝒙 2m𝐴

R6 = 51.5KΩ - 5.15KΩ = 46 KΩ. Choose 47KΩ.

R5 + R1 PW max
= .
𝑅1 𝑃𝑊 𝑚𝑖𝑛

0.15𝑚𝑠
R1= R2 = × 5.15KΩ. =1.71 KΩ. Choose 1.2KΩ + 0.56 KΩ.
0.45𝑚𝑠

Schmitt trigger Design:

Let I2 be the current flowing through R4

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 39

I2 ≫ 100 Ib max

Let I2 =200µ𝐴.

𝑼𝑻𝑷 𝟒𝑽
R4 = = = 20KΩ. Choose 22 KΩ.
𝑰𝟐 200µ𝐴

𝟒𝑽 𝑽𝟎 𝒔𝒂𝒕−𝑼𝑻𝑷 𝟏𝟏−𝟒
I21 = = 222.22µA R3 = = =31.5KΩ. Choose 33KΩ.
22KΩ 𝑰𝟐 222 .22µA

Procedure:

1. Rig up the circuit as shown in the circuit diagram.

2. Switch on the dual power supply.


3. To change the o/p frequency, vary potentiometer R6.
4. To change/ alter the duty cycle, vary potentiometer R5.
5. Observe waveform at integrator & Schmitt trigger o/p.

Wave form:

Result: it’s been observed that, if the wiper of R5 is at the Centre, then the o/p of integrator
will be triangular wave & the o/p of the Schmitt trigger will be square wave. If the wiper of
R5 is above or below the Centre, then we can expect saw tooth & rectangular waves
respectively.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 40

Experiment no-9

3-BIT DAC using R-2R Ladder Network

Aim: TO design 3-bit DAC using opamp.

Apparatus Required:

Name of the
Values Quantity
Equipment/Component
Multimeter - 1
Resistor 2kΩ, 1kΩ 4,3
Opamp µA 741 1
DC Power Supply 10V,±12V 1Each

Circuit Diagram:
R R

1k 1k
2k 2R 2k 2R 2k 2R RF
2k 2R
Vref=10V 1k
S0 S1 S2
D0 D1 D2
-12v
4

2 1
V-

- OS1

OUT
6
V0
3 5
V+

+ OS2
7

+12v

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 41

Tabular Column:

Analog Out Put


D0 D1 D2 Theoretical Experimental
Vo
0 0 0 0
0 0 1 -1.25
0 1 0 -2.5
0 1 1 -3.75
1 0 0 -5
1 0 1 -6.25
1 1 0 -7.5
1 1 1 -8.75

Note: {Bit D0 is the most significant bit (MSB) & bit D2 is the least significant bit (LSB)}

𝑉𝑟𝑒𝑓×𝑅𝑓 𝐷0 𝐷1 𝐷2
Formula for calculating theoretical o/p Vo = - ( + + ).
𝑅 2 4 8

1 0 1
[Ex: When the i/p bit pattern is 101 (I.e., D0=1, D1=0, D2=1) Then V0=-10 (2 + 4 +8 ) = -

6.25V]

PROCEDURE:

1. Make the circuit connection as shown in the figure.


2. Switch on the dual power supply.
3. When all the switches S0 to S2 are grounded, bit D0 to D3 will receive 0V.
When the switches S0 to S2 are connected to bit D0 to D2.Each bit will receive 10V. By
Closing & opening the switches S0 to S2 (All 8 possible combinations of
S0 to S2) note down the o/p voltage at Pin no 6.
4. Compare experimental & theoretical o/p voltages
Result:
Thus digital to analog converter is constructed and it’s found that the experimental
values are close to the theoretical one.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 42

Experiment no-10

2-bit Flash type ADC


Aim: To realize 2-bit flash type ADC using IC LM 324 (quad comparator) & 74HC147
(priority encoder).

Apparatus Used:

Name of the
Values Quantity
Equipment/Component
Signal Generator 1
Multimeter - 1
Resistor 10kΩ, 4
Opamp LM 324, 74 HC 147 1each
DC Power Supply 10V 1

Circuit Diagram:

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 43

Tabular column:

C3 C2 C1 B1 B0

0 0 0 0 0

0 0 1 0 1

0 1 1 1 0

1 1 1 1 1

Procedure:
1. Make the circuit connections as shown in the circuit diagram.
2. Switch on the DC power supply.
3. With the help of signal generator set the peak value of the analog i/p signal to 10V.
4. Observe the digital output of encoder.
5. Tabulate the readings.

Result:
It’s been observed that comparators C1 to C3 have a zero o/p when the voltage at the Non-
inverting i/p is less than the voltage at the inverting i/p. Comparators C1 to C3 have a high
o/p when the voltage at the Non-inverting i/p is greater than the voltage at the inverting i/p.
The corresponding digital encoder o/p is shown in tabular column.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 44

Experiment no-11

Monostable Multivibrator Using 555 Timer

AIM: To Design and study the operation of Monostable multivibrator using 555
IC timer.

Apparatus Required:
Name of the
Values Quantity
Equipment/Component
CRO - 1
Signal Generator - 1
Resistor 3.9kΩ, 10kΩ 1
Capacitor 1µF,.01µF 1,1
DC Power Supply 5V 1

Circuit Diagram:

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 45

Procedure:
1. Connect the circuit as shown in the circuit diagram.
2. Switch on the DC power supply.
3. Apply Negative going trigger pulse (square wave) of
2
Amplitude (Vcc≥ 𝑉𝑡 ≥ 3 𝑉𝑐𝑐) at pin 2.

4. Observe the output waveform and capacitor voltage as shown in Figure and
Measure the pulse duration.
5. Compare it with the theoretical value.

Design:
Let the Pulse width tp = 4ms.
tp = 1.1×R×C
Let C=1µf.
R= tp / (1.1×C) = 3.6kΩ (Use 3.9KΩ)

Wave forms:

6.0V

4.0V

2.0V

0V

-2.0V
0s 2ms 4ms 6ms 8ms 10ms 12ms 14ms 16ms
V(X3:OUTPUT) V(R12:2)
Time

Result: The waveform is observed and verified with stated condition.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 46

Experiment no-12

Fixed Power supplies:

Aim: To Design fixed power supply voltage regulators using IC regulators 78 series and
79 series.

Apparatus Required:
Name of the
Values Quantity
Equipment/Component
Multimeter - 1
Regulator IC LM7812,LM7912 1,1
Variable DC Power Supply 0-30V 2

Circuit Diagram:

LM7812

1 2
VIN VOUT

3
V1
C1 V01
1000 uf

V2
C2 V02
1000 uf
0Vdc
1
3 2
VIN VOUT

LM7912

Procedure:

1. Rig up the circuit as shown in the circuit diagram.


2. Switch on the variable DC power supplies V1&V2.
3. Vary the input voltage V1&V2 from 0-30V and note down the output voltage at pin
Number 3 of each IC using multimeter.
Result: Beyond 12V, whatever may be the i/p voltage, o/p voltage will always be ‘+12v’
for IC 7812 &’ -12V’ for IC 7912.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 47

VIVA QUESTIONS
1. What is Op-amp?
2. Why is it called opamp/
3. What are the ideal characteristics of op-amp.
4. Give the practical values of voltage gain, Zin, Zout of an op-amp.
5. What is meant by CMRR? What is its significance?
6. Why gain of op-amp should be infinite.
7. What is slew rate, output offset voltage.
8. What is meant by maximum output voltage swing.
9. What is meant by inverting amplifier?
10. What do you mean by the term virtual ground?
11. What are the functions of Pin number 1&5 of µA741 IC?
12. What is meant by non-inverting amplifier?
13. What is a voltage follower? How do you realize a voltage follower?
14. What is the overall phase shift between input & output of inverting amplifier?
15. What is the overall phase shift between input & output of Non-inverting amplifier?
16. What is the overall phase shift between input & output of Voltage follower?
17. What is a comparator?
18. What is the difference between comparator & Schmitt trigger?
19. Why the output of comparator is always square wave.
20. Which circuit is called regenerative comparator and why.
21. What is trip point in comparator?
22. What are the limitations of comparator?
23. What is the condition for the circuit to work as integrator and differentiator?
24. If the input to an integrator is a DC signal then what is its output?
25. If the input to a differentiator is a DC signal then what is its output?
26. What’s the difference between ordinary rectifier & precision rectifier?
27. What is ZCD and give one of its applications?
28. What is summer?
29. What is Schmitt Trigger?
30. Explain the working of Schmitt trigger.
31. What is meant by UTP and LTP?
32. Define Dead band or Dead zone.
33. Mention the applications of Schmitt Trigger.
34. Define Rectifier.
35. Name the types of Rectifier.
36. What is Precision Rectifier?
37. Realize the rectifier circuits using diodes. Mention types of precision rectifier.Define
Conversion time of ADC.
38. Different types of D/A Converter.
39. Working of R-2R D/A Converter.
40. What do you understand by DAC and ADC? Where is it used?
41. What is advantage of R-2R DAC over other type DAC?
42. What is resolution (step size) in a DAC?
43. What is offset error in a DAC?
44. What are the different types of ADC?
45. Which is the fastest ADC? What are its limitations?
46. Which is the most commonly used ADC.
47. What is a filter?
48. Distinguish between active and passive filters.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 48

49. Distinguish between analog and digital filters.


50. What are the advantages of active filters over passive filters?
51. Explain the classification of filters.
52. Define low pass filter.
53. Define high pass filter.
54. Why inductors are not often used in filters.
55. What are the applications of filters?
56. Mention some of the linear applications of op–amps
57. Mention some of the non – linear applications of op-amps?
58. What happens when the common terminal of V+ and V- sources is not grounded?
59. What is a comparator?
60. Explain barkhausen criterion for oscillations?
61. What is a voltage regulator?
62. What are the advantages of IC voltage regulators?
63. Explain the working of Full Wave Precision Rectifier.

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof
15EEL48 Op – Amp and Linear ICs Laboratory Page 49

PIN CONFIGURATION OF ICS


IC 741

IC 7812 IC 7912

IC 555 IC LM324

Dept of E & E, Ghousia College of Engineering, Ramanagaram Jagadeesh Kumar H.B, Asst. Prof

You might also like