Professional Documents
Culture Documents
Thine: 85Mhz Lvds 18 Bit Color Host-Lcd Panel Interface Thc63Lvdm63A/Thc63Lvdf64A
Thine: 85Mhz Lvds 18 Bit Color Host-Lcd Panel Interface Thc63Lvdm63A/Thc63Lvdf64A
com
THC63LVDM63A THC63LVDF64A
7 7
TA0-6 TA+/- RA+/- RA0-6
7 7
TB0-6 TB+/- RB+/- RB0-6 CMOS/TTL
CMOS/TTL OUTPUTS
INPUTS DATA
7 7
TC0-6 TC+/- (LVDS) RC+/- RC0-6
TRANSMITTER RECEIVER
CLK IN PLL TCLK+/- RCLK+/- PLL CLOCK OUT
(20 To 85MHz) CLOCK (20 To 85MHz)
R/F (LVDS)
/PDWN (20 To 85MHz) /PDWN
OPTIONS
CLOCK TRANSMITTER RECEIVER
TRIGGERING DEVICE DEVICE
www.DataSheet4U.com
Falling Edge THC63LVDM63A(R/F pin=GND) THC63LVDF64A
-1-
www.DataSheet4U.com
THine
PIN OUT
TRANSMITTER DEVICE RECEIVER DEVICE
THC63LVDM63A THC63LVDF64A
1 48 1 48
TA4 TA3 RC3 VCC
2 47 2 47
VCC TA2 RC4 RC2
3 46 3 46
TA5 GND GND RC1
4 45 4 45
TA6 TA1 RC5 RC0
5 44 5 44
GND TA0 RC6 GND
6 43 6 43
TB0 N/C N/C RB6
7 42 7 42
TB1 LVDS GND LVDS GND VCC
8 41 8 41
VCC TA- RA- RB5
9 40 9 40
TB2 TA+ RA+ RB4
10 39 10 39
TB3 TB- RB- RB3
11 38 11 38
GND TB+ RB+ GND
12 37 12 37
TB4 LVDS VCC LVDS VCC RB2
13 36 13 36
TB5 LVDS GND LVDS GND VCC
14 35 14 35
R/F TC- RC- RB1
15 34 15 34
TB6 TC+ RC+ RB0
16 33 16 33
TC0 TCLK- RCLK- RA6
17 32 17 32
GND TCLK+ RCLK+ GND
18 31 18 31
TC1 LVDS GND LVDS GND RA5
19 30 19 30
TC2 PLL GND PLL GND RA4
20 29 20 29
TC3 PLL VCC PLL VCC RA3
21 28 21 28
VCC PLL GND PLL GND VCC
22 27 22 27
TC4 /PDWN /PDWN RA2
23 26 23 26
TC5 CLK IN CLKOUT RA1
24 25 24 25
GND TC6 RA0 GND
PACKAGE
48 Lead Molded Thin Shrink Small Outline Package, JEDEC
Unit: millimeters
12.5 ± 0.1
48 25
8.1 ± 0.1
6.1 ± 0.1
4.05
1 24
(1.0)
1.2 MAX
www.DataSheet4U.com
0.5 TYP
0.20 TYP 0.10 ± 0.05
-2-
www.DataSheet4U.com
THine
Electrical Characteristics
Vcc = 3.0 - 3.6V, Ta = -10 - +70 ˚C
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
CMOS/TTL DC SPECIFICATIONS
VIH High Level Input Voltage 2.0 Vcc V
VIL Low Level Input Voltage GND 0.8 V
VOH High Level output Voltage IOH=-4mA 2.4 V
VOL Low Level Output Voltage IOL=4mA 0.4 V
IIN Input Current 0V VIN Vcc ± 10 µA
IPD Pull Down Current R/F pin,VIH=Vcc 100 µA
IOS Output Short Circuit Current VOUT=0V -50 µA
www.DataSheet4U.com
Note 1:"Absolute Maximum Ratings" are those values beyond which the safety of the
device cannot be guaranteed. They are not ment to imply that the device should
be operated at these limits. The tables of "Electrical Characteristics"
specify conditions for device operation.
-3-
www.DataSheet4U.com
THine
Supply Current
Vcc = 3.0 - 3.6V, Ta = -10 - +70 ˚C
SYMBOL PARAMETER CONDITIONS TYP MAX UNITS
RL=100Ω,CL=5pF, f=65MHz 33 41 mA
ITCCG Transmitter Supply Current Vcc=3.3V,
16 Grayscale Pattern f=85MHz 37 45 mA
RL=100Ω,CL=5pF, f=65MHz 35 43 mA
ITCCW Transmitter Supply Current Vcc=3.3V,
Worst Case Pattern f=85MHz 39 47 mA
16 Grayscale Pattern
CLK IN
Tx0/Rx0
Tx1/Rx1
Tx2/Rx2
Tx3/Rx3
Tx4/Rx4
Tx5/Rx5
Tx6/Rx6
CLK IN
EVEN TxIN/RxIN
www.DataSheet4U.com
ODD TxIN/RxIN
-4-
www.DataSheet4U.com
THine
Switching Characteristics
Vcc = 3.0 - 3.6V, Ta = -10 - +70 ˚C
SYMBOL PARAMETER MIN TYP MAX UNITS
TRANSMITTER
t TCIT CLK IN Transition Time 5.0 ns
t TCP CLK IN Period 11.76 T 50.0 ns
t TCH CLK IN High Time 0.35T 0.5T 0.65T ns
t TCL CLK IN Low Time 0.35T 0.5T 0.65T ns
t TCD CLK IN to TCLK+/- Delay 2T/7 ns
t TS TTL Data Setup to CLK IN 2.5 ns
t TH TTL Data Hold from CLK IN 2.5 ns
t LVT LVDS Transition Time 0.6 1.5 ns
t TOP1 Output Data Position 0 (T=11.76ns) -0.2 0.0 0.2 ns
t TOP0 Output Data Position 1 (T=11.76ns) T/7-0.2 T/7 T/7+0.2 ns
t TOP6 Output Data Position 2 (T=11.76ns) 2T/7-0.2 2T/7 2T/7+0.2 ns
t TOP5 Output Data Position 3 (T=11.76ns) 3T/7-0.2 3T/7 3T/7+0.2 ns
t TOP4 Output Data Position 4 (T=11.76ns) 4T/7-0.2 4T/7 4T/7+0.2 ns
t TOP3 Output Data Position 5 (T=11.76ns) 5T/7-0.2 5T/7 5T/7+0.2 ns
t TOP2 Output Data Position 6 (T=11.76ns) 6T/7-0.2 6T/7 6T/7+0.2 ns
t TPLL Phase Lock Loop Set 10.0 ms
RECEIVER
t RCP CLK OUT Period 11.76 T 50.0 ns
t RCH CLK OUT High Time 4T/7 ns
t RCL CLK OUT Low Time 3T/7 ns
t RCD RCLK+/- to CLK OUT Delay 5T/7 ns
t RS TTL Data Setup to CLK OUT 3T/7-2.5 ns
t RH TTL Data Hold from CLK OUT 4T/7-3.5 ns
t TLH TTL Low to High Transition Time 3.0 5.0 ns
t THL TTL High to Low Transition Time 3.0 5.0 ns
t RIP1 Input Data Position 0 (T=11.76ns) -0.4 0.0 0.4 ns
t RIP0 Input Data Position 1 (T=11.76ns) T/7-0.4 T/7 T/7+0.4 ns
t RIP6 Input Data Position 2 (T=11.76ns) 2T/7-0.4 2T/7 2T/7+0.4 ns
t RIP5 Input Data Position 3 (T=11.76ns) 3T/7-0.4 3T/7 3T/7+0.4 ns
t RIP4 Input Data Position 4 (T=11.76ns) 4T/7-0.4 4T/7 4T/7+0.4 ns
t RIP3 Input Data Position 5 (T=11.76ns) 5T/7-0.4 5T/7 5T/7+0.4 ns
www.DataSheet4U.com
t RIP2 Input Data Position 6 (T=11.76ns) 6T/7-0.4 6T/7 6T/7+0.4 ns
t RPLL Phase Lock Loop Set 10 ms
-5-
www.DataSheet4U.com
THine
AC TIMING DIAGRAMS
TRANSMITTER DEVICE
t TCP
t TCH t TCL
2.0V 2.0V 2.0V 2.0V
CLK IN 0.8V 0.8V 0.8V
t TS t TH
2.0V 2.0V
Tx0-Tx6 DATA VALID
0.8V 0.8V
t TCD
TCLK+ Vdiff=0V
t TOP1
t TOP0
t TOP6
t TOP5
t TOP4
t TOP3
t TOP2
Note:
1) CLK IN: for THC63LVDM63A(R/F=GND), denoted as solid line,
for THC63LVDM63A(R/F=Vcc), denoted as dashed line
2) Vdiff = (TA+) - (TA-), .... (TCLK+) - (TCLK-)
www.DataSheet4U.com
-6-
www.DataSheet4U.com
THine
AC TIMING DIAGRAMS
RECEIVER DEVICE
t RIP2
t RIP3
t RIP4
t RIP5
t RIP6
t RIP0
t RIP1
RCLK+ Vdiff=0V
t RCD
t RCH t RCL
2.0V 2.0V 2.0V
CLK OUT 0.8V
0.8V
t RCP
t RS t RH
2.0V 2.0V
Rx0-Rx6 DATA VALID
0.8V 0.8V
Note:
1) Vdiff = (RA+) - (RA-), .... (RCLK+) - (RCLK-)
www.DataSheet4U.com
-7-
www.DataSheet4U.com
THine
AC TIMING DIAGRAMS
TRANSMITTER DEVICE TRANSITION TIMES
TTL Input 90% 90%
CLK IN
10% t TCIT 10%
t TCIT
LVDS Output
Vdiff = (TA+)-(TA-)
TA+ 80% 80%
5pF 100Ω Vdiff t LVT
20% 20%
TA- t LVT
LVDS output load
RECEIVER DEVICE
/PDWN 2V
3.6V
VCC 3.0V
t RPLL
RCLK+/-
www.DataSheet4U.com
CLK OUT 2V
-8-
www.DataSheet4U.com