Download as pdf or txt
Download as pdf or txt
You are on page 1of 12

TDA7495

11W+11W AMPLIFIER WITH DC VOLUME CONTROL

■ 11+11W OUTPUT POWER


RL = 8Ω @THD = 10% VCC = 28V MULTIPOWER BI50II TECHNOLOGY
■ ST-BY AND MUTE FUNCTIONS
■ LOW TURN-ON TURN-OFF POP NOISE
■ LINEAR VOLUME CONTROL DC COUPLED

( s )

WITH POWER OP. AMP.
NO BOUCHEROT CELL
c t
■ NO ST-BY RC INPUT NETWORK
d u
■ SINGLE SUPPLY RANGING UP TO 35V
r o s )


SHORT CIRCUIT PROTECTION
THERMAL OVERLOAD PROTECTION
e P c t ( MULTIWATT15V
■ INTERNALLY FIXED GAIN
l e t d u ORDERING NUMBER: TDA7495
■ SOFT CLIPPING

s o r o
■ VARIABLE OUTPUT AFTER VOLUME
CONTROL CIRCUIT
O b e P
■ MULTIWATT 15 PACKAGE
- l e t
( s ) o
specially designed for high quality sound, TV ap-
plications.
DESCRIPTION

c t b s
The TDA7495 is a stereo 11+11W class AB power
Features of the TDA7495 include linear volume

u O
amplifier assembled in the Multiwatt 15 package,
d -
control, Stand-by and mute functions.

r o
BLOCK AND APPLICATION DIAGRAM
s )
e P c t ( VAROUT_R VS

l e t d u
PW_GND
11
VOLUME
2 13
15
PW_GND

s o INR
r o 1
+ 14
1000µF

O b e P 470nF 30K -
OP AMP
OUTR

l e t S_GND 9 STBY
S1 ST-BY
+5V

o
8
S_GND

s
MUTE/STBY 10K
PROTECTIONS

O b INL
5
VOLUME

+
60K
10

12
MUTE

OUTL
1µF
S2 MUTE
+5V

470nF 30K -
1000µF
OP AMP
SVR 7

470µF 3 4
VOLUME VAROUT_L +5V

300K
100nF D96AU440D

November 2003 1/12


TDA7495

ABSOLUTE MAXIMUM RATINGS


Symbol Parameter Value Unit

VS DC Supply Voltage 35 V

VIN Maximum Input Voltage 8 Vpp

Ptot Total Power Dissipation (Tamb = 70°C) 20 W

Tamb Ambient Operating Temperature (1) -20 to 85 °C

Tstg, Tj Storage and Junction Temperature -40 to 150 °C

V3 Volume CTRL DC voltage 7 V

( s )
(1) Operation between -20 to 85 °C guaranteed by correlation with 0 to 70°C.

c t
PIN CONNECTION (Top view)
d u
r o s )
15 PW_GND

e P c t ( 14 OUTR

l e t d u
13
12
VS
OUTL

s o r o 11 PW_GND

O b e P 10
9
MUTE
STBY

- l e t 8 S_GND

( s ) o
7 SVR

s
6 N.C.

c t b 5 INL

d u - O 4
3
VAROUT_L
VOLUME

r o s ) 2 VAROUT_R

e P c t ( 1 INR

l e t d u D96AU441B

s o r o
O b
THERMAL DATA
e P
l e
Symbol t Parameter Value Unit

s o
Rth j-case Thermal Resistance Junction-case Typ. = 2 Max. = 2.8 °C/W

O b Rth j-amb Thermal Resistance Junction-ambient max 35 °C/W

2/12
TDA7495

ELECTRICAL CHARACTERISTICS (Refer to the test circuit VS = 20V; RL = 8Ω, Rg = 50Ω, Tamb = 25°C).
Symbol Parameter Test Condition Min. Typ. Max. Unit
VS Supply Voltage Range 11 35 V
Iq Total Quiescent Current 70 100 mA
DCVOS Output DC Offset Referred to No Input Signal -650 650 mV
SVR Potenial
VO Quiescent Output Voltage 10 V
PO Output Power THD = 10%; RL = 8Ω; VS = 28V 9.5 11 W
THD = 1%; RL = 8Ω; VS = 28V 7.5 8 W
THD = 10%; RL = 4Ω; VCC = 20V 7 8 W

(s)
THD = 1%; RL = 4Ω; VCC = 20V 5 6 W

ct
THD = 10%; RL = 8Ω; VCC = 18V 3.5 3.8 W
THD = 1%; RL = 8Ω; VCC = 18V 2.6 2.9 W
THD Total Harmonic Distortion GV = 30dB; PO = 1W; f = 1KHz;
d u 0.4 %

o )
Pr
Ipeak Output Peak Current (internally limited) 1.7 2.4 A
Vin Input Signal 2.8
t( s
Vrms

ete uc
GV Closed Loop Gain Vol Ctrl > 4.5V 28.5 30 31.5 dB

ol od
GvLine Monitor Out Gain Vol Ctrl > 4.5V; Zload > 30KΩ -1.5 0 1.5 dB
AMin VOL Attenuation at Minimum Volume
BW
Vol Ctrl < 0.5V

b s
80

P r 0.6
dB
MHz
eN Total Output Noise
O
f = 20Hz to 22KHz

-
Play, max volume
te 500 800 µV

)
f = 20Hz to 22KHz
o le 100 250 µV

ct (s b s
Play, max attenuation
f = 20Hz to 22KHz Mute 60 150 µV

du O
SR Slew Rate 5 8 V/µs
Ri Input Resistance
o - 22.5 30 KΩ

r (t s)
RVar Out Variable Output Resistance 30 100 Ω
Rload Var
e P
Variable Output Load
c
2 KΩ
Out

e t u
ol d
SVR Supply Voltage Rejection f = 1kHz; max volume 35 39 dB

r o CSVR = 470µF; VRIP = 1Vrms

bs
f = 1kHz; max attenuation 55 65 dB

O e P CSVR = 470µF; VRIP = 1Vrms


TM
Ts
l et
Thermal Muting
Thermal Shut-down
150
160
°C
°C

s o
MUTE STAND-BY & INPUT SELECTION FUNCTIONS

O b VST-BY
VMUTE
Stand-by threshold
Mute Threshold
2.3
2.3
2.5
2.5
2.7
2.7
V
V
IqST-BY Quiescent Current @ Stand-by 0.6 1 mA
AMUTE Mute Attenuation 50 65 dB
IstbyBIAS Stand-by bias current Stand by on VST-BY = 5V 80 µA
VMUTE = 5V
Play or Mute -20 -5 µA
ImuteBIAS Mute bias current Mute 1 5 µA
Play 0.2 2 µA

3/12
TDA7495

Figure 1a. Application Circuit.


+VS
C1 C9
1000µF 0.1µF
VAROUT_R VS
2 13
PW_GND PW_GND
11 15
VOLUME
1 C8 1000µF PW_GND
INR + 14
OUTR
C2 470nF 30K -
OP AMP
S1 STBY
+5V
S_GND
8

(
MUTE/STBY
s ) 9

t 10 R2 10K S_GND
PROTECTIONS

VOLUME

u c C7
1µF S2 MUTE
+5V

INL
5

o d +

)
12

r
OUTL

s
C3 470nF 30K -

P (
C6 1000µF PW_GND

t
OP AMP
SVR 7

t e u c
C4 470µF
VOLUME
o
3

l e o d
4
VAROUT_L +5V

C5
b s P
R1 300Kr VOL
P1
50K D96AU493D

- O
100nF

e t e TP1
LOG

s )
Figure 1b. P.C.B. and Component Layout.
o l
c t ( b s
d u - O
r o s )
e P c t (
l e t d u
s o r o
O b e P
l e t
s o
O b

4/12
TDA7495

APPLICATION SUGGESTIONS
The recommended values of the external components are those shown on the application circuit of figure
1a. Different values can be used, the following table can help the designer.
SUGGESTION LARGER THAN SMALLER THAN
COMPONENT PURPOSE
VALUE SUGGESTION SUGGESTION
R1 300K Volume control Larger volume regulation
time Smaller volume regulation time
circuit
R2 10K Mute time constant Larger mute on/off time Smaller mute on/off time
P1 50K Volume control
circuit
C1 1000µF Supply voltage Danger of oscillation
bypass

( s )
C2 470nF
t
Input DC decoupling Lower low frequency

c
cutoff
Higher low frequency cutoff

C3 470nF
u
Input DC decoupling Lower low frequency

d
cutoff
Higher low frequency cutoff

C4 470µF Ripple rejection


r o s
Better SVR
) Worse SVR
C5 100nF
costant
e P
Volume control time
t (
Larger volume regulation

c
time
Smaller volume regulation time

C6 1000µF Output DC
l e t d u
Lower low frequency Higher low frequency cutoff

C7 1µF
s o
decoupling
Mute time costant
r o cutoff
Larger mute on/off time Smaller mute on/off time
C8 1000µF

O b
Output DC

e P Lower low frequency Higher low frequency cutoff

C9 100nF
-
decoupling

l e t
Supply voltage
cutoff
Danger of oscillation

( s ) o
bypass

c t b s
d u
TYPICAL CHARACTERISTICS:
- O
r o s )
Refer to the application circuit of fig.1A Tamb = 25°C; VS = 20V; RL = 8Ω; F = 1KHz; RS = 50Ω; unless
P
otherwise specified.

e c t (
e t u
Figure 2. Output Power vs Supply Voltage
l d
Figure 3. Distortion vs Output Power

s o
POUT
(W)
r o D97AU559 d
(%)
D97AU560

O b 16

e P
14

l e t RL=8Ω
VS=28V
RL=8Ω

s o
12 1

O b 10

8
d=10%
f=15KHz

f=1KHz
6 d=1% 0.1

0 0.01
11 15 19 23 27 31 VS(V) 0 2 4 6 8 POUT(W)

5/12
TDA7495

Figure 4. Output Power vs Supply Voltage Figure 7. Supply Voltage vs Frequency


POUT D97AU561 D97AU564
SVR
(W)
(dB)
14 VRIP=1VRMS
-20
12
RL=4Ω
10 -40
MAX VOLUME
8
d=10%
-60
6
d=1%
4

( s ) -80
MAX ATTENUATION

c t
0
10 12 14 16 18 20 22
d u 24 VS(V)
-100
20 100 1K f(Hz)

r o s )
Figure 5. Distortion vs Output Power

e P c t ( Figure 8. Stand-by Attenuation vs Vpin #9

d
(%)
l e t d u
D97AU562 ATT
(dB)
D97AU565

VS=20V
RL=4Ω
s o r o 0
0dB=1W

O b e P -20
1

- l e
f=15KHz
t -40

( s ) o
0.1
c t b s f=1KHz -60

d u - O -80

r o s ) -100

0.01

e P
0
c t ( 2 4 6 POUT(W)
-120

l e t d u
0 1 2 3 4 Vpin#9(V)

s o r o
Figure 6. gain vs Volume Control (pin #3) Figure 9. Mute Attenuation vs V pin #10

O b Gain
(dB)
e P D97AU563 ATT
(dB)
D97AU566

30

l e
20
t 0
0dB=1W

s o 10
POUT=1W

O b 0
-10
-20
-20

-40
-30
-40 -60
-50
-60 -80
-70
-80 -100
0.0 1.0 2.0 3.0 4.0 Vpin#3(V) 0 1 2 3 4 Vpin#10(V)

6/12
TDA7495

Figure 10. Power dissipation vs Output Power Figure 11. Power Dissipation vs Output Power

PDISS D97AU567 PDISS D97AU568


(W) (W)
RL=2 x 8Ω RL=2 x 4Ω
10 f=1KHz 16 f=1KHz
VS=26V
VS=28V
8
12
VS=24V
6
VS=20V
8
4 VS=18V

2
VS=14V 4

( s )
c t
0
0.1 1 10 POUT(W)
0

d u 0.1 1 10 POUT(W)

r o s )
e P c t (
l e t d u
s o r o
O b e P
- l e t
( s ) o
c t b s
d u - O
r o s )
e P c t (
l e t d u
s o r o
O b e P
l e t
s o
O b

7/12
TDA7495

MUTE STAND-BY TRUTH TABLE


MUTE ST-BY OPERATING CONDITION
H H STANDBY
L H STANDBY
H L MUTE
L L PLAY

Turn ON/OFF Sequences (for optimizing the POP performances)


A) USING MUTE AND STAND-BY FUNCTIONS

)
VS (V)

28

t ( s
u c
ST-BY
pin#9 (V)

o d )
5

P r ( s
t e c t
VSVR
pin#7(V)
l e d u
s o r o
2.5V

O b e P
MUTE

-
pin#10 (V)

l e t
( s )5

o
c t b s
d u INPUT
(mV)

- O
r o s )
e P c t (
VOUT
(V)

l e t d u
s o r o
O b e P OFF STBY MUTE PLAY MUTE STBY OFF

t
IQ
(mA)

o l e
b s D96AU531A

O B) USING ONLY THE MUTE FUNCTION


To semplify the application, the stand-by pin can be connected directly to Ground.
During the ON/OFF transitions we recommend to respect the following conditions:
– At the turn-on the transition mute to play must be made when the SVR pin is higher than 2.5V
– At the turn-off the TDA7495 must be brought to mute from the play condition when the SVR pin is higher
than 2.5V.

8/12
TDA7495

Figure 12. PINS: INL, INR Figure 16. PINS: VAROUT-L, VAROUT-R
VS
VS

500µA
6K
INn VAROUT-L

30K

D97AU589 D97AU590
SVR

( s )
Figure 13. PIN: VOLUME
t
Figure 17. PIN: MUTE

c
VS
d u VS

r o s )
10µA

e P t
MUTE
c ( 200 10K

VOL
l e t d u
s o r o 50µA

O b e P D97AU592
D97AU591

- l e t
( s ) o
Figure 14. PINS: PW-GND, S-GND

c t b s Figure 18. PINS: OUT R, OUT L

d u - O VS

r o s )
e P c t ( VS
OUT

l e t GND

d u D97AU593

s o r o
O b e P
t
D97AU588

o l e
Figure 15. PIN: STBY

b s VS

O 10µA

STBY 200

65K

D97AU594

9/12
TDA7495

Figure 19. PIN: SVR


VS VS VS

+ OUT L
-

30K
20K 6K 1K
SVR

20K 6K 1K

( s )
30K

c t
-

d u OUT R

o
+

P r ( s )
100µA

t e c t
l e d u
D97AU585A

s o r o
O b e P
- l e t
( s ) o
c t b s
d u - O
r o s )
e P c t (
l e t d u
s o r o
O b e P
l e t
s o
O b

10/12
TDA7495

mm inch
DIM.
MIN. TYP. MAX. MIN. TYP. MAX. OUTLINE AND
A5 0.197 MECHANICAL DATA
B 2.65 0.104
C 1.6 0.063
D 1 0.039
E 0.49 0.55 0.019 0.022
F 0.66 0.75 0.026 0.030
G 1.02 1.27 1.52 0.040 0.050 0.060
G1 17.53 17.78 18.03 0.690 0.700 0.710
H1
H2
19.6
20.2
0.772
0.795
( s )
L 21.9 22.2 22.5 0.862 0.874 0.886
c t
L1 21.7 22.1 22.5 0.854 0.87 0.886

d u
o
L2 17.65 18.1 0.695 0.713
L3 17.25 17.5 17.75 0.679 0.689 0.699

P r ( s )
L4 10.3 10.7 10.9 0.406 0.421 0.429

t e c t
L7
M
2.65
4.25 4.55
2.9
4.85
0.104
0.167
l
0.179
e
0.114
0.191
d u
M1 4.73 5.08 5.43 0.186
s o
0.200 0.214
r o
S 1.9 2.6 0.075

O b P
0.102
Multiwatt15
e
(Vertical)
S1
Dia1
1.9
3.65
2.6
3.85
0.075

-
0.144
l e t
0.102
0.152

( s ) o
c t b s
d u - O
r o s )
e P c t (
l e t d u
s o r o
O b e P
l e t
s o
O b

0016036 J

11/12
TDA7495

( s )
c t
d u
r o s )
e P c t (
l e t d u
s o r o
O b e P
- l e t
( s ) o
c t b s
d u - O
r o s )
e P c t (
l e t d u
s o r o
O b e P
l e t
s o
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted

O b
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.


All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES


Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States
www.st.com

12/12

You might also like