Professional Documents
Culture Documents
Cmos PDF
Cmos PDF
ISSNll1007-0214ll15/17llpp347-351
Volume 15, Number 3, June 2010
Abstract: A testing structure was developed to more effectively detect the poly stringer defects in contem-
porary CMOS ICs. This structure is much more sensitive to poly stringer defects and is closer to the real
product layout than the currently widely used structure using an active dummy underneath a poly comb.
Many testing structure pieces manufactured in a 0.11 μm copper process line were used to compare the
current design with the conventional testing structure. The data shows that the new structure more efficiently
detects poly stringers. The results also show that the poly stringers are related to the shallow trench isola-
tion (STI) width. This structure can be used to identify new designs for manufacturing rules for the active
space. Thus, this method is very useful for IC foundries to detect poly stringers and to characterize the
processing line capability and tune the process recipe to improve product yields.
Key words: poly stringer; CMOS testing; shallow trench isolation (STI)
348 Tsinghua Science and Technology, June 2010, 15(3): 347-351
HU Xiong (胡 雄) et al.:Testing Structure for Detection of Poly Stringer Defects in CMOS ICs 349
350 Tsinghua Science and Technology, June 2010, 15(3): 347-351
3 Conclusions
Fig. 10 Yield for combSpace of both structures for
AASpace=0.2 for 13 332 structures This paper describes an effective poly stringers testing
HU Xiong (胡 雄) et al.:Testing Structure for Detection of Poly Stringer Defects in CMOS ICs 351
structure to detect poly stringer defects. This structure [4] Ahmad S Z, Khairul A A R, Azlina M Z, et al. The elimina-
has three main advantages compared to the currently tion of poly stringer in double poly AMS technology de-
used testing structure with an active dummy under- velopment. In: Proceedings of the 8th International Con-
neath a poly comb: ference of Solid-State and Integrated Circuit Technology
(1) closer to the real product design; (ICSICT). Shanghai, China, 2006: 517-519.
(2) more sensitive to poly stringers; and [5] Kuei J, Weng Y L. Yield impact from physical design at
(3) able to simulate all three types of poly stringers. advanced technology nodes. In: Proceedings of the 7th
A yield analysis of structures created using a IEEE International Conference on ASIC (ASICON).
0.11 μm copper process showed that the STI width is Shanghai, China, 2007: 1104-1109.
the main reason for poly stringers. This testing struc- [6] Johnny K, Weng Y L, Li J X, et al. Manufacturing yield
ture can be used by IC foundries to detect poly string- ramp-up methodology for advanced technology. In: Pro-
ers and to find the main causes of these defects. These ceedings of the 8th International Conference of Solid-State
can be used to derive new DFM rules for the active and Integrated Circuit Technology (ICSICT). Shanghai,
space in addition to characterizing its processing line’s China, 2006: 501-504.
capability to further improve product yield. [7] Low E C, An L H, Hua Y N, et al. Failure analysis and
elimination of poly residues contamination in wafer fabri-
References
cation. In: Proceedings of the IEEE International Confer-
[1] Nandakumar M, Chatterjee A, Sridhar S, et al. Shallow ence on Semiconductor Electronics (ICSE’00). Kuala
trench isolation for advanced ULSI CMOS technologies. Lumpur, Malaysia, 2000: 44-48.
In: Technical Digest of the International Electron Devices [8] Shacham E, Wolstenholme G, Perry J, et al. Novel test
Meeting (IEDM’98). Hongkong, 1998: 133-136. structures for process development and monitoring of stack
[2] Wang R V, Lee Y H, Ryan Lu Y L, et al. Shallow trench etches for high density FLASH and EPROM memories. In:
isolation edge effect on random telegraph signal noise and Proceedings of the 1994 IEEE International Conference on
implications for flash memory. IEEE Transactions on Elec- Microelectronic Test Structures (ICMTS). San Diego, USA,
[3] Liu X F, Lim K, Wu Z H, et al. A study of inverse narrow [9] Kim K N, Jeong H S, Jeong G T, et al. A 0.15 μm DRAM
width effect of 65 nm low power CMOS technology. In: technology node for 4 Gb DRAM. In: Digest of the Tech-
Proceedings of the 9th International Conference of nical Papers of 1998 Symposium on VLSI Technology.