Professional Documents
Culture Documents
KLADSLKDSF
KLADSLKDSF
PIV≥Vline,max =586.9V
2a) The half bridge inverter circuit with resistive load R=100Ω.
𝑉𝑆𝑊 = 2 × 𝐸
= 2 × 120 = 240𝑉
𝑉𝑆𝑊 = 2 × 𝐸
= 2 × 120 = 240𝑉
𝑉𝑂𝐴𝑉𝐺 = 2𝐸𝑑
= 2 × 120 × 0.5 = 120𝑉
𝑉𝑜,𝑎𝑣𝑔 120
𝐼𝑜, 𝑎𝑣𝑔 = 𝑅
= 10
= 12𝐴
𝑉𝑂,𝑅𝑀𝑆 = √2𝑑 × 𝐸
=√2 × 0.5 × 120 = 84.85𝑉
𝑉𝑂,𝑅𝑀𝑆 2
𝑃𝐿 =
𝑅
1202
= 10 = 1.440𝑘𝑊
𝑉𝑜(𝑎𝑣𝑔) 300
𝐼𝑜(𝑎𝑣𝑔) = 𝑅
= 20
= 15𝐴
3a)
b)
c)
iv. The Phase voltage
𝐸 240
𝑉𝐴𝑁 = 2
= 2
= 120𝑉
𝐸 240
𝑉𝐵𝑁 = = = 120𝑉
2 2
𝑉𝐶𝑁 = 0𝑉
𝑉𝐴𝑁 2 𝑉𝐵𝑁 2
𝑃𝐿𝑂𝐴𝐷 = +
𝑅 𝑅
1202 1202
= +
20 20
i. The ON time:
𝑉 60
𝑑 = 𝑉𝑖0 = 110=0.545 @ 54.5%
1 1
𝑇= = = 0.5𝑚𝑠
𝑓 2𝑘𝐻𝑧
𝑇𝑜𝑛 = 𝑇(𝑑) = (0.5𝑚𝑠)(0.545) = 0.273𝑚𝑠
𝑉0 60
𝐼𝑜 = = = 3𝐴
𝑅 20
𝑉𝑜 𝑉𝑜
𝐼𝑚𝑎𝑥 = + (𝑇 )
𝑅 2𝐿 𝑜𝑓𝑓
𝑉𝑜
𝐼𝑚𝑎𝑥 = 𝐼𝑜 + (𝑇 )
2𝐿 𝑜𝑓𝑓
60
𝐼𝑚𝑎𝑥 =3+ (0.273𝑚)
2(60𝑚)
𝐼𝑚𝑎𝑥 = 3 + 0.137
𝐼𝑚𝑎𝑥 = 3.137𝐴
𝑉𝑜 𝑉𝑜
𝐼𝑚𝑖𝑛 = − (𝑇 )
𝑅 2𝐿 𝑜𝑓𝑓
𝐼𝑚𝑖𝑛 = 3 − 0.137
𝐼𝑚𝑖𝑛 = 2.863𝐴
PO = IO2R
= 102(500) = 50kW
ii.The Duty cycle
1
𝑉𝑂 = 𝑉𝑖 ( )
1−𝑑
∴ 𝑉𝑂 = √𝑃𝑂 × 𝑅 = √50𝑘 × 5
= 500𝑉
Therefore
𝑉𝑖 100
1−𝑑 = =
𝑉𝑂 500
1 − 𝑑 = 0.2
d=0.8
𝑃𝑖 = 𝑉𝑖 × 𝐼𝑖
𝑃
𝐼𝑖 = 𝑉𝑖
𝑖
i. Output voltage